Task scheduling of control-data flow graphs for reconfigurable architectures

被引:0
|
作者
Sudarsanam, A [1 ]
Aravind, D [1 ]
Panchanathan, S [1 ]
机构
[1] Arizona State Univ, Ctr Cognit Ubiquitous Comp, Tempe, AZ 85281 USA
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Task scheduling is an essential part of the design cycle of a reconfigurable hardware implementation for a given application. Most of the current multimedia applications provide large amount of variations to users and hence are control dominated. To arrive at an optimal schedule for such applications would involve a highly complex scheduling algorithm. This paper proposes a low complexity scheduling algorithm that provides a near optimal solution. Existing approaches suggest that Branch and Bound method of scheduling gives the most optimal solution, but at the same time is highly complex. Our approach introduces the concept of an enhanced Partial Critical Path. Our scheduling algorithm generates near-optimal solution at O(n) complexity. Branch and Bound algorithm can be run selectively to approach optimality, thus reducing the overall complexity. Special cases involving loops have also been addressed. The effect of reconfiguration on the schedule has been analyzed and a solution has been proposed.
引用
收藏
页码:225 / 231
页数:7
相关论文
共 50 条
  • [1] Temporal partitioning of data flow graphs for reconfigurable architectures
    Ouni, Bouraoui
    Mtibaa, Abdellatif
    INTERNATIONAL JOURNAL OF COMPUTATIONAL SCIENCE AND ENGINEERING, 2014, 9 (1-2) : 21 - 33
  • [2] Temporal partitioning and scheduling data flow graphs for reconfigurable computers
    Purna, KMG
    Bhatia, D
    IEEE TRANSACTIONS ON COMPUTERS, 1999, 48 (06) : 579 - 590
  • [3] Resource estimation and task scheduling for multithreaded reconfigurable architectures
    Sudarsanam, A
    Srinivasan, M
    Panchanathan, S
    TENTH INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED SYSTEMS, PROCEEDINGS, 2004, : 323 - 330
  • [4] Resource and Performance Tradeoff for Task Scheduling of Parallel Reconfigurable Architectures
    Kao, Chi-Chou
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2020, 29 (02)
  • [5] SIMULATION EVALUATION OF TASK-SCHEDULING ON RECONFIGURABLE MULTICOMPUTER ARCHITECTURES
    WOODS, WA
    MOSER, HD
    FRIEDER, O
    KANTOR, PB
    COMPUTER SYSTEMS SCIENCE AND ENGINEERING, 1995, 10 (04): : 244 - 254
  • [6] Improved microarchitecture support for dynamic task scheduling on reconfigurable architectures
    Pan, ZX
    Noguera, J
    Wells, BE
    ERSA'05: PROCEEDINGS OF THE 2005 INTERNATIONAL CONFERENCE ON ENGINEERING OF RECONFIGURABLE SYSTEMS AND ALGORITHMS, 2005, : 182 - 188
  • [7] Hardware Supported Task Scheduling on Dynamically Reconfigurable SoC Architectures
    Pan, Zexin
    Wells, Earl
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2008, 16 (11) : 1465 - 1474
  • [8] Getting in Control of Your Control Flow with Control-Data Isolation
    Arthur, William
    Mehne, Ben
    Das, Reetuparna
    Austin, Todd
    2015 IEEE/ACM INTERNATIONAL SYMPOSIUM ON CODE GENERATION AND OPTIMIZATION (CGO), 2015, : 79 - 90
  • [9] Run-Time HW/SW Scheduling of Data Flow Applications on Reconfigurable Architectures
    Ghaffari, Fakhreddine
    Miramond, Benoit
    Verdier, Francois
    EURASIP JOURNAL ON EMBEDDED SYSTEMS, 2009, (01)
  • [10] Partitioning and Scheduling of Task Graphs on Partially Dynamically Reconfigurable FPGAs
    Cordone, Roberto
    Redaelli, Francesco
    Redaelli, Massimo Antonio
    Santambrogio, Marco Domenico
    Sciuto, Donatella
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2009, 28 (05) : 662 - 675