Power-efficient metastability error reduction in CMOS flash A/D converters

被引：0
|
作者：
Rambus, Inc, Mountain View, United States [1 ]
机构：
来源：
IEEE J Solid State Circuits | / 8卷 / 1132-1140期
关键词：
Manuscript received May 18; 1995; revised December 15; 1995. This work was supported by the Advanced Research Projects Agency under Chtract DABT63-9 I-K-0002. C. L. Portmann is with Rambus; Inc; Mountain View; CA 94040 USA. T. H. Y. Meng is with the Center for Integrated Systems; Stanford University; Stanford; CA 94305 USA. Publisher Item Identifier S 00 18-9200(96)05702-2;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
21
引用
收藏
相关论文
共 50 条
  • [1] Power-efficient metastability error reduction in CMOS flash A/D converters
    Portmann, CL
    Meng, THY
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (08) : 1132 - 1140
  • [2] An efficient power reduction technique for CMOS flash analog-to-digital converters
    Hwang, Yuh-Shyan
    Huang, Po-Hsiang
    Hwang, Bo-Han
    Chen, Jiann-Jong
    [J]. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2009, 61 (03) : 271 - 278
  • [3] An efficient power reduction technique for CMOS flash analog-to-digital converters
    Yuh-Shyan Hwang
    Po-Hsiang Huang
    Bo-Han Hwang
    Jiann-Jong Chen
    [J]. Analog Integrated Circuits and Signal Processing, 2009, 61 : 271 - 278
  • [4] A power-efficient architecture for high-speed D/A converters
    Farzan, K
    Johns, DA
    [J]. PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I: ANALOG CIRCUITS AND SIGNAL PROCESSING, 2003, : 897 - 900
  • [5] A design methodology for power-efficient continuous-time ΣΔ A/D converters
    Nielsen, JH
    Bruun, E
    [J]. PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I: ANALOG CIRCUITS AND SIGNAL PROCESSING, 2003, : 1069 - 1072
  • [6] CMOS Power-Efficient Buffers and Amplifiers
    Giuseppe Ferri
    Nicola C. Guerrini
    Manolo Sperini
    [J]. Analog Integrated Circuits and Signal Processing, 2003, 36 : 79 - 90
  • [7] CMOS power-efficient buffers and amplifiers
    Ferri, G
    Guerrini, NC
    Sperini, M
    [J]. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2003, 36 (1-2) : 79 - 90
  • [8] Design of Power-Efficient Class-D CMOS Power Amplifier with Resistor Feedback
    Won, Gyu-Sup
    Lee, Dong-Soo
    Cho, Sung-Hun
    Lee, Kang-Yoon
    [J]. PROCEEDINGS INTERNATIONAL SOC DESIGN CONFERENCE 2017 (ISOCC 2017), 2017, : 35 - 36
  • [9] Area-Efficient and Power-Efficient Binary to BCD Converters
    Rangisetti, Rathan
    Joshi, Ashish
    Nikoubin, Tooraj
    [J]. 2015 6TH INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATION AND NETWORKING TECHNOLOGIES (ICCCNT), 2015, : 355 - 361
  • [10] Fast and power-efficient CMOS subranging ADCs
    van der Goes, F. M. L.
    Mulder, J.
    Ward, C. M.
    Lin, C. -H.
    Kruse, D.
    Westra, J. R.
    Lugthart, M.
    Arslan, E.
    Bajdechi, O.
    van de Plassche, R. J.
    Bult, K.
    [J]. ANALOG CIRCUIT DESIGN: HIGH-SPEED A-D CONVERTERS, AUTOMOTIVE ELECTRONICS AND ULTRA-LOW POWER WIRELESS, 2006, : 53 - 71
12345