Efficient and expandable interpolating FIR filter design and implementation

被引：0
|
作者：
Chorevas, A. [1 ]
Reisis, D. [1 ]
机构：
[1] Physics Department, University of Athens, Panepistimiolopis, Phys. Bldg. IV/V, Greece
来源：
Computers and Computational Engineering in Control | 1999年
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
下载
收藏
页码：226 / 230
相关论文
共 50 条
  • [31] FIR FILTER DESIGN AND IMPLEMENTATION FOR PHASE-BASED PROCESSING
    Huang, Shih-Yao
    Chen, Wei-Chih
    Huang, Chao-Tsung
    2020 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, 2020, : 1748 - 1752
  • [32] Hardware Implementation of an efficient FIR filter for ECG Signal Denoising Application
    Ajaydas, U. R.
    Reddy, B. Naresh Kumar
    James, Alex
    2022 29TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (IEEE ICECS 2022), 2022,
  • [33] Hardware efficient FIR filter implementation using subfilters for digital receivers
    Vinod, AP
    Lai, EMK
    Premkumar, AB
    Lau, CT
    SEVENTH INTERNATIONAL SYMPOSIUM ON SIGNAL PROCESSING AND ITS APPLICATIONS, VOL 2, PROCEEDINGS, 2003, : 263 - 266
  • [34] IMPLEMENTATION OF AREA EFFICIENT MULTIPLIER AND ADDER ARCHITECTURE IN DIGITAL FIR FILTER
    Srividya
    IIOAB JOURNAL, 2016, 7 (02) : 3 - 8
  • [35] Investigation of suitable DSP Architecture for Efficient FPGA Implementation of FIR Filter
    Kadam, Mahesh
    Sawarkar, Kishor
    Mande, Sudhakar
    2015 INTERNATIONAL CONFERENCE ON COMMUNICATION, INFORMATION & COMPUTING TECHNOLOGY (ICCICT), 2015,
  • [36] Low power and Area Efficient Reconfigurable FIR Filter implementation in FPGA
    Gunasekaran, K.
    Manikandan, M.
    2013 INTERNATIONAL CONFERENCE ON CURRENT TRENDS IN ENGINEERING AND TECHNOLOGY (ICCTET), 2013, : 300 - 303
  • [37] FIR filter implementation by efficient sharing of horizontal and vertical common subexpressions
    Vinod, AP
    Lai, EMK
    Premkumar, AB
    Lau, CT
    ELECTRONICS LETTERS, 2003, 39 (02) : 251 - 253
  • [38] A Review: FIR Filter Implementation
    Trimale, Manish B.
    Chilveri
    2017 2ND IEEE INTERNATIONAL CONFERENCE ON RECENT TRENDS IN ELECTRONICS, INFORMATION & COMMUNICATION TECHNOLOGY (RTEICT), 2017, : 137 - 141
  • [39] Hardware-efficient pipelined programmable FIR filter design
    Chang, TS
    Jen, CW
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2001, 148 (06): : 227 - 232
  • [40] ON THE USE OF CYCLOTOMIC POLYNOMIAL PREFILTERS FOR EFFICIENT FIR FILTER DESIGN
    HARTNETT, RJ
    BOUDREAUXBARTELS, GF
    IEEE TRANSACTIONS ON SIGNAL PROCESSING, 1993, 41 (05) : 1766 - 1779
12345