Performance analysis of a new CMOS output buffer

被引：0
|
作者：
机构：
[1] Mahendranath, B.
[2] Srinivasulu, Avireni
来源：
| 1600年 / IEEE Computer Society卷
关键词：
Switching;
D O I：
10.1109/ICCPCT.2013.6529041
中图分类号：
TN3 [半导体技术]; TN4 [微电子学、集成电路（IC）];
学科分类号：
0805 ; 080501 ; 080502 ; 080903 ; 1401 ;
摘要：
A new CMOS output buffer with low switching noise and load adaptability is presented in this paper. The proposed circuit consists of two stages; first stage is set to reduce switching noise, static power dissipation and also output ringing. The second stage involves enough speed and full dynamic range. The performance of the proposed circuit is examined using Cadence and the model parameters of a 180 nm CMOS process. The simulation results have confirmed that the proposed output buffer can reduce propagation delay compared with the previous designs. The topology reports low sensitivities and has features suitable for VLSI implementation. © 2013 IEEE.
引用
收藏
相关论文
共 50 条
  • [21] Design of a high-speed, low-noise CMOS data output buffer
    Haque, Rezaul
    Sendrowski, Andrzej
    Baltar, Bob
    Monasa, Saad
    INTEGRATION-THE VLSI JOURNAL, 2006, 39 (03) : 252 - 266
  • [22] High speed latchup resistant CMOS data output buffer for submicrometre DRAM application
    Yoo, HJ
    ELECTRONICS LETTERS, 1996, 32 (24) : 2229 - 2230
  • [23] Output buffer for +3.3 V applications in a 180 nm +1.8 V CMOS technology
    Mahendranath B.
    Srinivasulu A.
    Radioelectronics and Communications Systems, 2017, 60 (11) : 512 - 518
  • [24] PERFORMANCE ANALYSIS OF SINGLE-STAGE, OUTPUT BUFFER PACKET SWITCHES WITH INDEPENDENT BATCH ARRIVALS
    BISDIKIAN, C
    COMPUTER NETWORKS AND ISDN SYSTEMS, 1995, 27 (05): : 627 - 652
  • [25] A NEW CMOS INPUT BUFFER, BOTH TTL AND CMOS COMPATIBLE, WITH A WIDE OPERATING RANGE
    SISKOS, S
    BAFLEUR, M
    BUXO, J
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1992, 72 (01) : 129 - 133
  • [26] A High Performance Mixed-Voltage Digital Output Buffer
    Dragan, Anca Mihaela
    Enache, Andrei
    Negut, Alina
    Tache, Adrian Macarie
    Brezeanu, Gheorghe
    CAS 2018 PROCEEDINGS: 2018 INTERNATIONAL SEMICONDUCTOR CONFERENCE, 2018, : 179 - 182
  • [27] CMOS TAPERED BUFFER
    LI, NC
    HAVILAND, GL
    TUSZYNSKI, AA
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1990, 25 (04) : 1005 - 1008
  • [28] The impact of beam forming on the performance of an on-board output buffer
    Chu, PP
    TELECOMMUNICATION SYSTEMS, 1997, 8 (2-4) : 229 - 256
  • [29] High-performance BiCMOS output buffer design strategies
    Costa, P
    Fiocchi, C
    Gatti, U
    Maloberti, F
    ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2: ANALOG AND DIGITAL CIRCUITS, 1999, : 168 - 171
  • [30] ANALYSIS OF BUFFER BEHAVIOR WITH ASYNCHRONOUS ARRIVAL AND OUTPUT PROCESSES
    BASSIOUNI, MA
    INTERNATIONAL JOURNAL OF COMPUTER MATHEMATICS, 1989, 28 (1-4) : 1 - 12
12345