共 50 条
- [33] High-speed on-chip interconnect modeling for circuit simulation 22ND NORCHIP CONFERENCE, PROCEEDINGS, 2004, : 143 - 146
- [37] ON-CHIP CONTROL CIRCUIT FOR HIGH POSITIVE AND NEGATIVE VOLTAGES. IBM technical disclosure bulletin, 1984, 26 (08): : 4174 - 4176
- [39] Analytical ramp delay model for distributed on-chip RLC interconnects 2004 47TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, CONFERENCE PROCEEDINGS, 2004, : 457 - 460