An architecture for distributed high performance video processing in the cloud

被引：0
|
作者：
WebMedia, Globo.com, Rio de Janeiro, Brazil [1 ]
不详 [2 ]
机构：
来源：
Proc. - IEEE Int. Conf. Cloud Comput., CLOUD | 1600年 / 482-489期
关键词：
Compendex;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
Image compression
引用
收藏
相关论文
共 50 条
  • [41] High-performance architecture for digital transform processing
    Mora, H.
    Signes-Pont, M. T.
    Jimeno-Morenilla, A.
    Sanchez-Romero, J. L.
    JOURNAL OF SUPERCOMPUTING, 2019, 75 (03): : 1336 - 1349
  • [42] High-performance architecture for digital transform processing
    H. Mora
    M. T. Signes-Pont
    A. Jimeno-Morenilla
    J. L. Sánchez-Romero
    The Journal of Supercomputing, 2019, 75 : 1336 - 1349
  • [43] High performance SAR processing on an heterogeneous distributed environment
    Lovergine, FP
    Veneziani, N
    HIGH-PERFORMANCE COMPUTING AND NETWORKING, 1998, 1401 : 1018 - 1020
  • [44] IVP: An Intelligent Video Processing Architecture for Video Streaming
    Gao, Chengsi
    Wang, Ying
    Han, Yinhe
    Chen, Weiwei
    Zhang, Lei
    IEEE TRANSACTIONS ON COMPUTERS, 2023, 72 (01) : 264 - 277
  • [45] Distributed Processing in Vehicular Cloud Networks
    Alahmadi, Amal A.
    Lawey, Ahmed Q.
    El-Gorashi, Taisir E. H.
    Elmirghani, Jaafar M. H.
    PROCEEDINGS OF THE 2017 8TH INTERNATIONAL CONFERENCE ON THE NETWORK OF THE FUTURE (NOF), 2017, : 22 - 26
  • [46] Performance Analysis of Large-scale Distributed Stream Processing Systems on the Cloud
    Tri Minh Truong
    Harwood, Aaron
    Sinnott, Richard O.
    Chen, Shiping
    PROCEEDINGS 2018 IEEE 11TH INTERNATIONAL CONFERENCE ON CLOUD COMPUTING (CLOUD), 2018, : 754 - 761
  • [47] A Flexible and High-Performance Hardware Video Encoder Architecture
    Wei, Kaijin
    Zhang, Shanghang
    Jia, Huizhu
    Xie, Don
    Gao, Wen
    2012 PICTURE CODING SYMPOSIUM (PCS), 2012, : 373 - 376
  • [48] Algorithm and VLSI architecture for high performance adaptive video scaling
    Raghupathy, A
    Chandrachoodan, N
    Liu, KJR
    IEEE TRANSACTIONS ON MULTIMEDIA, 2003, 5 (04) : 489 - 502
  • [49] VLSI architecture and design for high performance adaptive video scaling
    Raghupathy, A
    Hsu, P
    Liu, KJR
    Chandrachoodan, N
    ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 4: IMAGE AND VIDEO PROCESSING, MULTIMEDIA, AND COMMUNICATIONS, 1999, : 406 - 409
  • [50] High Performance Architecture of Motion Estimation Algorithm for Video Compression
    Muralidhar, P.
    Rao, C. B. Rama
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2016, 25 (08)
12345