High-performance architecture for digital transform processing

被引:0
|
作者
H. Mora
M. T. Signes-Pont
A. Jimeno-Morenilla
J. L. Sánchez-Romero
机构
[1] University of Alicante,Department of Computer Science Technology and Computation
来源
关键词
Digital transform implementation; Computational techniques design; Computer arithmetic; DCT;
D O I
暂无
中图分类号
学科分类号
摘要
The digital transforms are intensive in multiplication and accumulation operations which have a high computational cost. Advances in computer arithmetic and digital technologies allow simplifying the processing of complex algorithms when they are implemented in modern circuits. New computation techniques can be explored to provide efficient operational methods for implementing algorithms that avoid much of the complex and costly mathematical operations. This work aims to design a high-performance architecture for computing some common digital transforms. The proposed architecture has been compared to other methods. The transform used as example in this work is the discrete cosine transform. The results show that the proposal offers high-performance results comparable or better than best-known methods.
引用
收藏
页码:1336 / 1349
页数:13
相关论文
共 50 条
  • [1] High-performance architecture for digital transform processing
    Mora, H.
    Signes-Pont, M. T.
    Jimeno-Morenilla, A.
    Sanchez-Romero, J. L.
    [J]. JOURNAL OF SUPERCOMPUTING, 2019, 75 (03): : 1336 - 1349
  • [2] Dynamically reconfigurable dataflow architecture for high-performance digital signal processing
    Voigt, S.
    Baesler, M.
    Teufel, T.
    [J]. JOURNAL OF SYSTEMS ARCHITECTURE, 2010, 56 (11) : 561 - 576
  • [3] High-Performance Multiplierless Transform Architecture for HEVC
    Zhao, Wenjun
    Onoye, Takao
    Song, Tian
    [J]. 2013 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2013, : 1668 - 1671
  • [4] High-Performance Digital Image Processing
    P. V. Bezmaternykh
    D. P. Nikolaev
    V. L. Arlazarov
    [J]. Pattern Recognition and Image Analysis, 2023, 33 : 743 - 755
  • [5] High-Performance Digital Image Processing
    Bezmaternykh, P. V.
    Nikolaev, D. P.
    Arlazarov, V. L.
    [J]. PATTERN RECOGNITION AND IMAGE ANALYSIS, 2023, 33 (04) : 743 - 755
  • [6] High-performance VLSI architecture for video processing
    Navarro, H
    Montiel-Nelson, JA
    Sosa, J
    García, JC
    Sarmiento, R
    Nooshabadi, S
    [J]. VLSI CIRCUITS AND SYSTEMS, 2003, 5117 : 175 - 186
  • [7] A HIGH-PERFORMANCE RECONFIGURABLE PARALLEL PROCESSING ARCHITECTURE
    SHIVELY, RR
    MORGAN, EB
    COPLEY, TW
    GORIN, AL
    [J]. PROCEEDINGS : SUPERCOMPUTING 89, 1989, : 505 - 509
  • [8] Dynamically reconfigurable dataflow architecture for high-performance digital signal processing on multi-FPGA platforms
    Voigt, Sven-Ole
    Teufel, Thomas
    [J]. 2007 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, VOLS 1 AND 2, 2007, : 633 - 637
  • [9] Evolution of a high-performance PC architecture data processing system
    Turri, M
    [J]. DASIA 99: DATA SYSTEMS IN AEROSPACE, 1999, 447 : 73 - 78
  • [10] High-performance and scalable on-chip digital Fourier transform spectroscopy
    Derek M. Kita
    Brando Miranda
    David Favela
    David Bono
    Jérôme Michon
    Hongtao Lin
    Tian Gu
    Juejun Hu
    [J]. Nature Communications, 9