A HIGH-PERFORMANCE RECONFIGURABLE PARALLEL PROCESSING ARCHITECTURE

被引：1
|
作者：
SHIVELY, RR
MORGAN, EB
COPLEY, TW
GORIN, AL
机构：
来源：
PROCEEDINGS : SUPERCOMPUTING 89 | 1989年
关键词：
D O I：
10.1145/76263.76319
中图分类号：
O29 [应用数学];
学科分类号：
070104 ;
摘要：
引用
收藏
页码：505 / 509
页数：5
相关论文
共 50 条
  • [1] Dynamically reconfigurable dataflow architecture for high-performance digital signal processing
    Voigt, S.
    Baesler, M.
    Teufel, T.
    JOURNAL OF SYSTEMS ARCHITECTURE, 2010, 56 (11) : 561 - 576
  • [2] Two-level reconfigurable architecture for high-performance signal processing
    Johnsson, D
    Bengtsson, J
    Svensson, B
    ERSA '04: THE 2004 INTERNATIONAL CONFERENCE ON ENGINEERING OF RECONFIGURABLE SYSTEMS AND ALGORITHMS, 2004, : 177 - 183
  • [3] A FPGA-BASED RECONFIGURABLE PARALLEL ARCHITECTURE FOR HIGH-PERFORMANCE NUMERICAL COMPUTATION
    Ferlin, Edson Pedro
    Lopes, Heitor Silverio
    Erig Lima, Carlos R.
    Perretto, Mauricio
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2011, 20 (05) : 849 - 865
  • [4] PARALLEL PROCESSING MEANS HIGH-PERFORMANCE
    THURBER, KJ
    DATA MANAGEMENT, 1979, 17 (01): : 40 - 44
  • [5] High-Performance Reconfigurable Architecture for Lightweight Block Ciphers
    Huang, Hai
    Xu, Jiang
    Sun, Mingwei
    Yu, Bin
    Ma, Chao
    Fang, Zhou
    Qu, Jiaxing
    Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics, 2022, 34 (04): : 527 - 534
  • [6] A Reconfigurable High-Performance Optical Data Center Architecture
    Liu, Chong
    Xu, Maotong
    Subramaniam, Suresh
    2016 IEEE GLOBAL COMMUNICATIONS CONFERENCE (GLOBECOM), 2016,
  • [7] HiPReP: High-Performance Reconfigurable Processor - Architecture and Compiler
    Kasgen, Philipp
    Messelka, Mohamed
    Weinhardt, Markus
    2021 31ST INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS (FPL 2021), 2021, : 380 - 381
  • [8] High-performance FFT processing using reconfigurable logic
    Szedo, G
    Yang, V
    Dick, C
    CONFERENCE RECORD OF THE THIRTY-FIFTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS AND COMPUTERS, VOLS 1 AND 2, 2001, : 1353 - 1356
  • [9] High-performance VLSI architecture for video processing
    Navarro, H
    Montiel-Nelson, JA
    Sosa, J
    García, JC
    Sarmiento, R
    Nooshabadi, S
    VLSI CIRCUITS AND SYSTEMS, 2003, 5117 : 175 - 186
  • [10] High-performance architecture for digital transform processing
    Mora, H.
    Signes-Pont, M. T.
    Jimeno-Morenilla, A.
    Sanchez-Romero, J. L.
    JOURNAL OF SUPERCOMPUTING, 2019, 75 (03): : 1336 - 1349
12345