A HIGH-PERFORMANCE RECONFIGURABLE PARALLEL PROCESSING ARCHITECTURE

被引：1
|
作者：
SHIVELY, RR
MORGAN, EB
COPLEY, TW
GORIN, AL
机构：
来源：
PROCEEDINGS : SUPERCOMPUTING 89 | 1989年
关键词：
D O I：
10.1145/76263.76319
中图分类号：
O29 [应用数学];
学科分类号：
070104 ;
摘要：
引用
收藏
页码：505 / 509
页数：5
相关论文
共 50 条
  • [31] A High-Performance Parallel Approach to Image Processing in Distributed Computing
    Rakhimov, Mekhriddin
    Mamadjanov, Doniyor
    Mukhiddinov, Abulkosim
    2020 IEEE 14TH INTERNATIONAL CONFERENCE ON APPLICATION OF INFORMATION AND COMMUNICATION TECHNOLOGIES (AICT2020), 2020,
  • [32] Telegraphos: High-performance networking for parallel processing on workstation clusters
    Markatos, EP
    Katevenis, MGH
    SECOND INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, 1996, : 144 - 153
  • [33] A reconfigurable architecture of high performance embedded DSP core with vector processing ability
    Chen, J
    Zhou, CX
    Liu, ZB
    Han, L
    Wei, XY
    2003 5TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2003, : 377 - 380
  • [34] Exploitation of parallel processing for implementing high-performance deduction systems
    Jindal, Anita
    Kabat, Waldo C.
    Journal of Automated Reasoning, 1992, 8 (01): : 23 - 38
  • [35] An integrated approach for remote manipulation of a high-performance reconfigurable parallel kinematic machine
    Zhang, Dan
    Wang, Lihui
    Gao, Zhen
    JOURNAL OF MANUFACTURING SYSTEMS, 2010, 29 (04) : 164 - 172
  • [36] Evolution of a high-performance PC architecture data processing system
    Turri, M
    DASIA 99: DATA SYSTEMS IN AEROSPACE, 1999, 447 : 73 - 78
  • [37] IMORC: An infrastructure and architecture template for implementing high-performance reconfigurable FPGA accelerators
    Schumacher, Tobias
    Plessl, Christian
    Platzner, Marco
    MICROPROCESSORS AND MICROSYSTEMS, 2012, 36 (02) : 110 - 126
  • [38] CHIMAERA: A high-performance architecture with a tightly-coupled reconfigurable functional unit
    Ye, ZA
    Moshovos, A
    Hauck, S
    Banerjee, P
    PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, 2000, : 225 - 235
  • [39] A New Application-Tuned Processor Architecture for High-Performance Reconfigurable Computing
    Shang, Li-Hong
    Zhou, Mi
    Zhang, Jiong
    Li, Hong-Bin
    PROCEEDINGS OF THE 2009 NASA/ESA CONFERENCE ON ADAPTIVE HARDWARE AND SYSTEMS, 2009, : 138 - 143
  • [40] Area-Conscious Reconfigurable Arithmetic Unit Architecture for High-Performance DSP
    Feng, Chunyang
    Yang, Liang
    Huang, Shitan
    PROCEEDINGS OF THE 2013 ASIA-PACIFIC COMPUTATIONAL INTELLIGENCE AND INFORMATION TECHNOLOGY CONFERENCE, 2013, : 84 - 92
12345