3D technology with application to high bandwidth and processor-memory modules

被引：0
|
作者：
机构：
[1] Baez, Franklin
[2] Shapiro, Mike
[3] Farooq, Mukta
[4] Berger, Dan
[5] Iyer, Subramani
来源：
| 1600年 / IMAPS-International Microelectronics and Packaging Society卷 / 40期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [1] Bridging the processor-memory performance gap with 3D IC technology
    Liu, CC
    Ganusov, I
    Burtscher, M
    Tiwari, S
    IEEE DESIGN & TEST OF COMPUTERS, 2005, 22 (06): : 556 - 564
  • [2] A Novel Non-TSV Approach to Enhancing the Bandwidth in 3-D Packages for Processor-memory Modules
    Gupta, D.
    2013 IEEE 63RD ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2013, : 124 - 128
  • [3] Predicting the performance of a 3D processor-memory chip stack
    Jacob, P
    Erdogan, O
    Zia, A
    Belemjian, PM
    Kraft, RP
    McDonald, JF
    IEEE DESIGN & TEST OF COMPUTERS, 2005, 22 (06): : 540 - 547
  • [4] Xylem: Enhancing Vertical Thermal Conduction in 3D Processor-Memory Stacks
    Agrawal, Aditya
    Torrellas, Josep
    Idgunji, Sachin
    50TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), 2017, : 546 - 559
  • [5] Energy Efficient 3D Hybrid Processor-Memory Architecture for the Dark Silicon Age
    Niknam, Sobhan
    Asad, Arghavan
    Fathy, Mahmood
    Rahmani, Amir-Mohammad
    2015 10TH INTERNATIONAL SYMPOSIUM ON RECONFIGURABLE COMMUNICATION-CENTRIC SYSTEMS-ON-CHIP (RECOSOC), 2015,
  • [6] High Density Silicon Substrates for Processor-Memory Integration
    Li, Baoxia
    Liu, Zongxi
    Su, Yanyan
    Sun, Chengcheng
    Wang, Yanling
    Xue, Yahui
    Yang, Chunyan
    2018 19TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2018, : 808 - 811
  • [7] CoMeT: An Integrated Interval Thermal Simulation Toolchain for 2D, 2.5D, and 3D Processor-Memory Systems
    Siddhu, Lokesh
    Kedia, Rajesh
    Pandey, Shailja
    Rapp, Martin
    Pathania, Anuj
    Henkel, Jorg
    Panda, Preeti Ranjan
    ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2022, 19 (03)
  • [8] Power Distribution in TSV-Based 3-D Processor-Memory Stacks
    Satheesh, Suhas M.
    Salman, Emre
    IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS, 2012, 2 (04) : 692 - 703
  • [9] 3D Fault Isolation in 2.5D Device comprising High Bandwidth Memory (HBM) Stacks and Processor Unit Using 3D Magnetic Field Imaging
    Orozco, Antonio
    Rusli, Florencia
    Rowlett, Christopher
    Zee, Bernice
    Qiu, Wen
    Chin, J. M.
    Foo, Fang-Jie
    ISTFA 2016: CONFERENCE PROCEEDINGS FROM THE 42ND INTERNATIONAL SYMPOSIUM FOR TESTING AND FAILURE ANALYSIS, 2016, : 414 - 420
  • [10] A 3-D Cache With Ultra-Wide Data Bus for 3-D Processor-Memory Integration
    Zia, Aamir
    Jacob, Philip
    Kim, Jin-Woo
    Chu, Michael
    Kraft, Russell P.
    McDonald, John F.
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2010, 18 (06) : 967 - 977
12345