Planar split dual gate MOSFET: Fabrication, design, and layout

被引:0
|
作者
Xiao, Deyuan [1 ]
Chen, Guoqing [1 ]
Li, Ruojia [1 ]
Lu, Pusheng [1 ]
Chen, Liangcheng [1 ]
Liu, Yong [1 ]
Shen, Qichang [1 ]
机构
[1] Memory Technology Development Center, Semiconductor Manufacturing International (Shanghai) Corp, Shanghai 201203, China
关键词
8;
D O I
暂无
中图分类号
学科分类号
摘要
引用
收藏
页码:923 / 930
相关论文
共 50 条
  • [21] A novel split-gate MOSFET design realized by a fully silicided gate process for the improvement of transconductance and output resistance
    Yuan, J
    Woo, JCS
    IEEE ELECTRON DEVICE LETTERS, 2005, 26 (11) : 829 - 831
  • [22] The limitation of the Split-Gate MOSFET(SG-MOSFET) at 3.3kV
    Cha, Kyuhyun
    Yoon, Jongwoon
    Cheon, Jinhee
    Kim, Kwangsoo
    2021 INTERNATIONAL CONFERENCE ON ELECTRONICS, INFORMATION, AND COMMUNICATION (ICEIC), 2021,
  • [23] Comparison of a standard and a Schottky dual gate MOSFET
    Racko, Juraj
    Granzner, Ralf
    Schwierz, Frank
    Breza, Juraj
    Donoval, Daniel
    Kucera, Ondrej
    Pintes, Peter
    JOURNAL OF ELECTRICAL ENGINEERING-ELEKTROTECHNICKY CASOPIS, 2008, 59 (02): : 81 - 85
  • [24] UNDERSTANDING AND USING DUAL-GATE MOSFET
    DAWSON, R
    AHRONS, R
    DITRICK, N
    ELECTRONIC ENGINEER, 1967, 26 (09): : 36 - &
  • [25] Multi-gate MOSFET design
    Knoblinger, G.
    Pacha, C.
    Kuttner, F.
    Marshall, A.
    Russ, C.
    Haibach, P.
    Patruno, P.
    Schulz, T.
    Arnim, K. v.
    Engelstaedter, J. P.
    Bertolissi, L.
    Xiong, W.
    Cleavelin, C. R.
    Schruefer, K.
    ESSCIRC 2006: PROCEEDINGS OF THE 32ND EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2006, : 66 - +
  • [26] Multi-gate MOSFET design
    Knoblinger, G.
    Pacha, C.
    Kuttner, F.
    Marshall, A.
    Russ, C.
    Haibach, P.
    Patruno, P.
    Schulz, T.
    von Arnim, K.
    Engelstaedter, J. P.
    Bertolissi, L.
    Xiong, W.
    Cleavelin, C. R.
    Schruefer, K.
    ESSDERC 2006: PROCEEDINGS OF THE 36TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2006, : 65 - +
  • [27] Double Gate MOSFET Circuit Design
    Ruchika
    Sharma, Tripti
    Sharma, Krishna Gopal
    2014 RECENT ADVANCES AND INNOVATIONS IN ENGINEERING (ICRAIE), 2014,
  • [28] Fabrication of a Single Carbon Nano Tube MOSFET for use in Nanolithography of MOSFET Gate
    Karamdel, J.
    Talebi, N.
    Sattari, M.
    Derakhshandeh, J.
    Ayatollahi, F. L.
    Farrokhi, A.
    Hadi, A. R.
    2006 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS, PROCEEDINGS, 2006, : 122 - +
  • [29] Effect of Gate Pad Layout on Thermal Impedance of SiC-MOSFET
    Kato, F.
    Sato, S.
    Hozoji, H.
    Ikegawa, M.
    Sakai, A.
    Watanabe, K.
    Harada, S.
    Sato, H.
    2022 INTERNATIONAL CONFERENCE ON ELECTRONICS PACKAGING (ICEP 2022), 2022, : 149 - 150
  • [30] Effect of Gate Pad Layout on Thermal Impedance of SiC-MOSFET
    Kato, F.
    Sato, S.
    Hozoji, H.
    Ikegawa, M.
    Sakai, A.
    Watanabe, K.
    Harada, S.
    Sato, H.
    2022 International Conference on Electronics Packaging, ICEP 2022, 2022, : 149 - 150