Instruction-level acceleration for drawing operations of Android system based on domestic Unicore architecture

被引：0
|
作者：
机构：
[1] Ling, Ming
[2] Wu, Jian-Ping
[3] Wang, Meng-Meng
来源：
Ling, M. (trio@seu.eud.cn) | 1600年 / Shanghai Jiaotong University卷 / 47期
关键词：
Software architecture - Memory architecture - Android (operating system) - C (programming language);
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [1] A combinatorial architecture for instruction-level parallelism
    Berkovich, E
    Berkovich, S
    [J]. MICROPROCESSORS AND MICROSYSTEMS, 1998, 22 (01) : 23 - 31
  • [2] Instruction-level parallelism and processor architecture
    Ebcioglu, K
    [J]. EURO-PAR 2000 PARALLEL PROCESSING, PROCEEDINGS, 2000, 1900 : 939 - 939
  • [3] Reconfigurable instruction-level parallel processor architecture
    Ito, T
    Ono, K
    Ichikawa, M
    Okuyama, Y
    Kuroda, K
    [J]. ADVANCES IN COMPUTER SYSTEMS ARCHITECTURE, 2003, 2823 : 208 - 220
  • [4] Parallel computer architecture and instruction-level parallelism
    Gaudiot, JL
    [J]. EURO-PAR 2002 PARALLEL PROCESSING, PROCEEDINGS, 2002, 2400 : 457 - 457
  • [5] PROTEUS: Detecting Android Emulators from Instruction-Level Profiles
    Sahin, Onur
    Coskun, Ayse K.
    Egele, Manuel
    [J]. RESEARCH IN ATTACKS, INTRUSIONS, AND DEFENSES, RAID 2018, 2018, 11050 : 3 - 24
  • [6] An asynchronous superscalar architecture for exploiting instruction-level parallelism
    Werner, T
    Akella, V
    [J]. SEVENTH INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS, PROCEEDINGS, 2001, : 140 - 151
  • [7] Tightly Coupled Machine Learning Coprocessor Architecture With Analog In-Memory Computing for Instruction-Level Acceleration
    Chung, SungWon
    Wang, Jiemi
    [J]. IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS, 2019, 9 (03) : 544 - 561
  • [8] Branch Bitstream Machine Instruction-level System Tracing
    Methavanitpong, Pipat
    Isshiki, Tsuyoshi
    Li, Dongju
    Kunieda, Hiroaki
    [J]. 2015 6TH INTERNATIONAL CONFERENCE OF INFORMATION AND COMMUNICATION TECHNOLOGY FOR EMBEDDED SYSTEMS (IC-ICTES), 2015,
  • [9] Demystifying the Nvidia Ampere Architecture through Microbenchmarking and Instruction-level Analysis
    Abdelkhalik, Hamdy
    Arafa, Yehia
    Santhi, Nandakishore
    Badawy, Abdel-Hameed A.
    [J]. 2022 IEEE HIGH PERFORMANCE EXTREME COMPUTING VIRTUAL CONFERENCE (HPEC), 2022,
  • [10] Instruction-level distributed microarchitecture based on data decoupling
    Lee, G
    Tyagi, A
    [J]. PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED PROCESSING TECHNIQUES AND APPLICATIONS, VOLS I-V, 2000, : 65 - 71
12345