共 50 条
- [1] A small-area design of radix-3 butterfly unit [J]. Beijing Ligong Daxue Xuebao/Transaction of Beijing Institute of Technology, 2013, 33 (10): : 1067 - 1071
- [2] Design of a fully pipelined single-precision floating-point unit [J]. ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2007, : 60 - 63
- [3] VLSI Implementation of a High Speed Single Precision Floating Point Unit Using Verilog [J]. 2013 IEEE CONFERENCE ON INFORMATION AND COMMUNICATION TECHNOLOGIES (ICT 2013), 2013, : 803 - 808
- [4] High-radix implementation of IEEE floating-point addition [J]. 17TH IEEE SYMPOSIUM ON COMPUTER ARITHMETIC, PROCEEDINGS, 2005, : 99 - 106
- [5] DLX gold: Design and implementation of a DLX microprocessor with single precision Floating-Point operations [J]. TENCON 2007 - 2007 IEEE REGION 10 CONFERENCE, VOLS 1-3, 2007, : 1272 - 1275
- [6] Design and Implementation of a Reduced Floating-Point Reconfigurable Computing Unit [J]. INTERNATIONAL CONFERENCE ON COMPUTER, NETWORK SECURITY AND COMMUNICATION ENGINEERING (CNSCE 2014), 2014, : 164 - 170
- [9] FPGA implementation of the high-speed floating-point operation [J]. ICEMI 2005: Conference Proceedings of the Seventh International Conference on Electronic Measurement & Instruments, Vol 3, 2005, : 626 - 629
- [10] High Speed and Area Efficient Single Precision Floating Point Arithmetic Unit [J]. 2016 IEEE INTERNATIONAL CONFERENCE ON RECENT TRENDS IN ELECTRONICS, INFORMATION & COMMUNICATION TECHNOLOGY (RTEICT), 2016, : 1950 - 1954