DC and RF/analog performances of dielectric-modulated split-source double gate TFET biosensor: A simulation study

被引:1
|
作者
Dewan, Basudha [1 ]
Chaudhary, Shalini [2 ]
Singh, Devendrapal [3 ]
机构
[1] Poornima Univ, ECE Dept, Jaipur 303905, Rajasthan, India
[2] Poornima Inst Engn & Technol, CSE Dept, Jaipur 302022, Rajasthan, India
[3] Punjab Engn Coll, ECE Dept, Chandigarh 160012, Chandigarh, India
关键词
Biosensor; BTBT; Dielectric modulation; Sensitivity; TFET; FIELD-EFFECT TRANSISTOR; LABEL-FREE DETECTION; TUNNEL-FET; DESIGN;
D O I
10.1016/j.mseb.2024.117910
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
This work presents split source double gate (SSDG) dielectric modulated (DM) TFET for label free biosensing. The nanogap cavity is considered near the source region to lodge an enormous amount of biological molecules. In SSDG-DMTFET the source is split in two separate sections. The lower half is formed out of Germanium, whereas the upper part is comprised of Silicon. Reduced current leakage, improved inclination with respect to SS, and decreased ambipolar conductance are the results of these hetero-structural modifications. The use of a dual metal gate (DMG) in combination with the split source architecture significantly enhances the electrostatic control over the channel, which leads to further performance improvements. It also provides a comparatively improvement in current sensitivity and SS due to its enhanced tunneling area. The performance is evaluated for fully and partially filled nanogap with wide variation in dielectric constant (k). We have reported the SS, input characteristics, output characteristics, energy band diagram, (VTH) and ION/IOFF ratio by varying k from 1 to 12. Furthermore, sensitivity of SSDG-DMTFET is compared with the sensitivity of existing FET/TFET based biosensors.
引用
收藏
页数:12
相关论文
共 39 条
  • [31] Study of DC and Analog/RF Performances Analysis of Short Channel Surrounded Gate Junctionless Graded Channel Gate Stack MOSFET
    Sarita Misra
    Sudhansu Mohan Biswal
    Biswajit Baral
    Sudhansu Kumar Pati
    Transactions on Electrical and Electronic Materials, 2023, 24 : 346 - 355
  • [32] Study of DC and Analog/RF Performances Analysis of Short Channel Surrounded Gate Junctionless Graded Channel Gate Stack MOSFET
    Misra, Sarita
    Biswal, Sudhansu Mohan
    Baral, Biswajit
    Pati, Sudhansu Kumar
    TRANSACTIONS ON ELECTRICAL AND ELECTRONIC MATERIALS, 2023, 24 (04) : 346 - 355
  • [33] Impact of heterogeneous gate dielectric on DC, RF and circuit-level performance of source-pocket engineered Ge/Si heterojunction vertical TFET
    Tripathy, Manas Ranjan
    Singh, Ashish Kumar
    Samad, A.
    Singh, Prince Kumar
    Baral, Kamalaksha
    Jit, Satyabrata
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2020, 35 (10)
  • [34] Comparison study of RF/analog and linearity performance of dual material gate graphene source vertical TFET (DMG-GR-VTFET) and single material gate GR-VTFET
    Sharma, Yakshraj
    Vijay, Lakshya
    Kumari, Archita
    Tiwari, Shreyas
    Saha, Rajesh
    PHYSICA SCRIPTA, 2024, 99 (01)
  • [35] Performance evaluation of Dielectric Modulated Heterojunction DG-TFET biosensor for early stage breast cancer detection using charge control methodology: a simulation study
    Singh, Omendra Kr
    Dhandapani, Vaithiyanathan
    Kaur, Baljit
    MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS, 2025,
  • [36] GOS dual-metal split-gate step channel dielectrically modulated DG-TFET biosensor: A label-free non-ideal case study and analysis
    Shaw, Namrata
    Mukhopadhyay, Bratati
    ADVANCES IN NATURAL SCIENCES-NANOSCIENCE AND NANOTECHNOLOGY, 2025, 16 (01)
  • [37] Design and Simulation of Si and Ge Double-Gate Tunnel Field-Effect Transistors with High-κ Al2O3 Gate Dielectric: DC and RF Analysis
    Malik, Sambhu Prasad
    Yadav, Ajeet Kumar
    Khosla, Robin
    MICRO AND NANOELECTRONICS DEVICES, CIRCUITS AND SYSTEMS, 2023, 904 : 215 - 226
  • [38] Surface Potential Modeling of Graded-Channel Gate-Stack (GCGS) High-K Dielectric Dual-Material Double-Gate (DMDG) MOSFET and Analog/RF Performance Study
    Vadthiya Narendar
    Kalola Ankit Girdhardas
    Silicon, 2018, 10 : 2865 - 2875
  • [39] Surface Potential Modeling of Graded-Channel Gate-Stack (GCGS) High-K Dielectric Dual-Material Double-Gate (DMDG) MOSFET and Analog/RF Performance Study
    Narendar, Vadthiya
    Girdhardas, Kalola Ankit
    SILICON, 2018, 10 (06) : 2865 - 2875