DC and RF/analog performances of dielectric-modulated split-source double gate TFET biosensor: A simulation study

被引:1
|
作者
Dewan, Basudha [1 ]
Chaudhary, Shalini [2 ]
Singh, Devendrapal [3 ]
机构
[1] Poornima Univ, ECE Dept, Jaipur 303905, Rajasthan, India
[2] Poornima Inst Engn & Technol, CSE Dept, Jaipur 302022, Rajasthan, India
[3] Punjab Engn Coll, ECE Dept, Chandigarh 160012, Chandigarh, India
关键词
Biosensor; BTBT; Dielectric modulation; Sensitivity; TFET; FIELD-EFFECT TRANSISTOR; LABEL-FREE DETECTION; TUNNEL-FET; DESIGN;
D O I
10.1016/j.mseb.2024.117910
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
This work presents split source double gate (SSDG) dielectric modulated (DM) TFET for label free biosensing. The nanogap cavity is considered near the source region to lodge an enormous amount of biological molecules. In SSDG-DMTFET the source is split in two separate sections. The lower half is formed out of Germanium, whereas the upper part is comprised of Silicon. Reduced current leakage, improved inclination with respect to SS, and decreased ambipolar conductance are the results of these hetero-structural modifications. The use of a dual metal gate (DMG) in combination with the split source architecture significantly enhances the electrostatic control over the channel, which leads to further performance improvements. It also provides a comparatively improvement in current sensitivity and SS due to its enhanced tunneling area. The performance is evaluated for fully and partially filled nanogap with wide variation in dielectric constant (k). We have reported the SS, input characteristics, output characteristics, energy band diagram, (VTH) and ION/IOFF ratio by varying k from 1 to 12. Furthermore, sensitivity of SSDG-DMTFET is compared with the sensitivity of existing FET/TFET based biosensors.
引用
收藏
页数:12
相关论文
共 39 条
  • [21] GeSn based heterojunction double-gate tripple metal layer vertical TFET with enhanced DC and Analog/RF performance
    Chawla, Tulika
    Khosla, Mamta
    Raj, Balwinder
    MICRO AND NANOSTRUCTURES, 2022, 170
  • [22] Dual Metal Double Gate Ge-Pocket TFET (DMG-DG-Ge-Pocket TFET) with Hetero Dielectric: DC & Analog Performance Projections
    Kumari Nibha Priyadarshani
    Sangeeta Singh
    Alok Naugarhiya
    Silicon, 2022, 14 : 1593 - 1604
  • [23] Extended-Source Double-Gate Tunnel FET With Improved DC and Analog/RF Performance
    Joshi, Tripuresh
    Singh, Yashvir
    Singh, Balraj
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2020, 67 (04) : 1873 - 1879
  • [24] Dual Metal Double Gate Ge-Pocket TFET (DMG-DG-Ge-Pocket TFET) with Hetero Dielectric: DC & Analog Performance Projections
    Priyadarshani, Kumari Nibha
    Singh, Sangeeta
    Naugarhiya, Alok
    SILICON, 2022, 14 (04) : 1593 - 1604
  • [25] Impact of the drain and source extensions on nanoscale Double-Gate Junction less MOSFET analog and RF performances
    Bentrcia, T.
    Djeffal, F.
    Chebaki, E.
    Arar, D.
    MATERIALS SCIENCE IN SEMICONDUCTOR PROCESSING, 2016, 42 : 264 - 267
  • [26] Dual-material dual-oxide double-gate TFET for improvement in DC characteristics, analog/RF and linearity performance
    Satyendra Kumar
    Km. Sucheta Singh
    Kaushal Nigam
    Vinay Anand Tikkiwal
    Bandi Venkata Chandan
    Applied Physics A, 2019, 125
  • [27] Dual-material dual-oxide double-gate TFET for improvement in DC characteristics, analog/RF and linearity performance
    Kumar, Satyendra
    Singh, Km. Sucheta
    Nigam, Kaushal
    Tikkiwal, Vinay Anand
    Chandan, Bandi Venkata
    APPLIED PHYSICS A-MATERIALS SCIENCE & PROCESSING, 2019, 125 (05):
  • [28] Simulation Study for Dual Material Gate Hetero-Dielectric TFET: Static Performance Analysis for Analog Applications
    Upasana
    Narang, Rakhi
    Gupta, Mridula
    Saxena, Manoj
    2013 ANNUAL IEEE INDIA CONFERENCE (INDICON), 2013,
  • [29] Design, Simulation, and Work Function Trade for DC and Analog/RF Performance Enhancement in Dual Material Hetero Dielectric Double Gate Tunnel FET
    Kavi, Kavindra Kumar
    Tripathi, Shweta
    Mishra, R. A.
    Kumar, Sanjay
    SILICON, 2022, 14 (15) : 10101 - 10113
  • [30] Design, Simulation, and Work Function Trade for DC and Analog/RF Performance Enhancement in Dual Material Hetero Dielectric Double Gate Tunnel FET
    Kavindra Kumar Kavi
    Shweta Tripathi
    R. A. Mishra
    Sanjay Kumar
    Silicon, 2022, 14 : 10101 - 10113