On-chip crossbar architecture with load-separation scheme

被引：0
|
作者：
Zhao, Hongzhi [1 ]
Liu, Xuemin [2 ]
机构：
[1] School of Computer and Information Technology, Beijing Jiaotong University, Beijing 100044, China
[2] Computer Network Information Center, Chinese Academy of Sciences, Beijing 100080, China
来源：
Journal of Computational Information Systems | 2012年 / 8卷 / 01期
关键词：
Crossbar architecture - Load-separation scheme - Maximum works - Network address - Network scale - Network-on-chip - On chips - Separation rate - Traffic pattern;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：387 / 396
相关论文
共 50 条
  • [21] Ultrahigh Density Memristor Neural Crossbar for On-Chip Supervised Learning
    Chabi, Djaafar
    Wang, Zhaohao
    Bennett, Christopher
    Klein, Jacques-Olivier
    Zhao, Weisheng
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2015, 14 (06) : 954 - 962
  • [22] Design of On-Chip Crossbar Network Topology Using Chained Edge Partitioning
    Jun, Minje
    Chung, Eui-Young
    COMPUTER JOURNAL, 2010, 53 (07): : 904 - 917
  • [23] An efficient clocking scheme for on-chip communications
    Bojnordi, Mahdi Nazm
    Madani, Nariman Moezzi
    Semsarzade, Mehdi
    Afzali-Kusha, An
    2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, 2006, : 119 - +
  • [24] An architecture and compiler for scalable on-chip communication
    Liang, H
    Laffely, A
    Srinivasan, S
    Tessier, R
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2004, 12 (07) : 711 - 726
  • [25] Architecture Customization of On-Chip Reconfigurable Accelerators
    Yoon, Jonghee W.
    Lee, Jongeun
    Park, Sanghyun
    Kim, Yongjoo
    Lee, Jinyong
    Paek, Yunheung
    Cho, Doosan
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2013, 18 (04)
  • [26] Modelling and refinement of an on-chip communication architecture
    Plosila, J
    Liljeberg, P
    Isoaho, J
    FORMAL METHODS AND SOFTWARE ENGINEERING, PROCEEDINGS, 2005, 3785 : 219 - 234
  • [27] Architecture and synthesis for on-chip multicycle communication
    Cong, J
    Fan, YP
    Han, GL
    Yang, X
    Zhang, ZR
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2004, 23 (04) : 550 - 564
  • [28] On-Chip Debug Architecture for Multicore Processor
    Park, Hyeongbae
    Xu, Jing-Zhe
    Kim, Kil Hyun
    Park, Ju Sung
    ETRI JOURNAL, 2012, 34 (01) : 44 - 54
  • [29] On-chip interconnection architecture of the tile processor
    Wentzlaff, David
    Griffin, Patrick
    Hoffmann, Henry
    Bao, Liewei
    Edwards, Bruce
    Ramey, Carl
    Mattina, Matthew
    Miao, Chyi-Chang
    Brown, John F., III
    Agarwal, Anant
    IEEE MICRO, 2007, 27 (05) : 15 - 31
  • [30] CCC: Crossbar connected caches for reducing energy consumption of on-chip multiprocessors
    Li, L
    Vijaykrishnan, N
    Kandemir, M
    Irwin, MJ
    Kadayif, I
    EUROMICRO SYMPOSIUM ON DIGITAL SYSTEM DESIGN, PROCEEDINGS, 2003, : 41 - 48
12345