Deep packet inspection oriented high speed packet parsing architecture

被引：0
|
作者：
机构：
[1] Dong, Yong-Ji
[2] 1,Guo, Yun-Fei
[3] Huang, Wan-Wei
[4] Huang, Hui-Qun
来源：
Dong, Y.-J. | 2013年 / Editorial Board of Journal on Communications卷 / 34期
关键词：
Conformal mapping - Inspection - Packet networks - Pipeline processing systems - Network architecture - Pipelines;
D O I：
10.3969/j.issn.1000-436x.2013.06.019
中图分类号：
学科分类号：
摘要：
A deep packet inspection oriented high speed packet parsing architecture called BiPPCS (bidirectional packet parsing architecture for content security) was proposed. Firstly, the content extraction tree was used to describe the coupling of the protocol relationship to improve flexibility of the packet parsing. Secondly, hardware bi-directional parallel pipeline was used to enhance the processing rate of the packet parsing. Thirdly, a node mapping algorithm was used to balance the number of nodes on all pipeline stages to optimize the storage space. Analysis and simulation show that BiPPCS gets balance among the rate processing, resource consumption and other aspects.
引用
收藏
相关论文
共 50 条
  • [21] Parallelizing Deep Packet Inspection on GPU
    Ramesh, Meera
    Jeon, Hyeran
    2018 IEEE FOURTH INTERNATIONAL CONFERENCE ON BIG DATA COMPUTING SERVICE AND APPLICATIONS (IEEE BIGDATASERVICE 2018), 2018, : 248 - 253
  • [22] A Sophisticated Packet Forwarding Scheme with Deep Packet Inspection in an OpenFlow Switch
    Cho, ChoongHee
    Lee, JungBok
    Kim, Eun-Do
    Ryoo, Jeong-dong
    2016 INTERNATIONAL CONFERENCE ON SOFTWARE NETWORKING (ICSN), 2016, : 1 - 5
  • [23] Network Packet Filtering and Deep Packet Inspection Hybrid Mechanism for IDS Early Packet Matching
    Trabelsi, Zouheir
    Zeidan, Safaa
    Masud, Mohammad M.
    IEEE 30TH INTERNATIONAL CONFERENCE ON ADVANCED INFORMATION NETWORKING AND APPLICATIONS IEEE AINA 2016, 2016, : 808 - 815
  • [24] Packet header parsing method in high speed network intrusion detection system
    Xiao, Y. (xydarcher@uestc.edu.cn), 1600, Science Press (33):
  • [25] Collaborative Packet Header Parsing in NetFPGA-Based High Speed Switches
    Sankaran, Ganesh C.
    Sivalingam, Krishna M.
    IEEE Networking Letters, 2020, 2 (03): : 124 - 127
  • [26] A Multiple Simple Regular Expression Matching Architecture and Coprocessor for Deep Packet Inspection
    Zhang, Wei
    Xue, Yibo
    Wang, Dongsheng
    Song, Tian
    2008 13TH ASIA-PACIFIC COMPUTER SYSTEMS ARCHITECTURE CONFERENCE, 2008, : 245 - +
  • [27] A scalable architecture for reducing power consumption in pipelined deep packet inspection system
    Kim, Hansoo
    MICROELECTRONICS JOURNAL, 2015, 46 (10) : 950 - 955
  • [28] HIGH-SPEED PACKET MULTIPLEXING ARCHITECTURE FOR MULTIMEDIA COMMUNICATIONS
    NAKAYAMA, R
    SHINO, T
    ARINO, K
    NTT REVIEW, 1992, 4 (04): : 75 - 80
  • [29] Hybrid cache architecture for high-speed packet processing
    Liu, Z.
    Zheng, K.
    Liu, B.
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2007, 1 (02): : 105 - 112
  • [30] Deep Packet Inspection: Algorithms, Hardware, and Applications
    Lin, Ying-Dar
    Lin, Po-Ching
    Prasanna, Viktor K.
    Chao, H. Jonathan
    Lockwood, John W.
    IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, 2014, 32 (10) : 1781 - 1783
12345