Design of a FIR filtering core for high speed application

被引：0
|
作者：
Arif, M. [1 ]
机构：
[1] Department of Electronics and Communication Engineering, National Institute of Technology (Deemed University), Kurukshetra 136 119, India
来源：
IETE Technical Review (Institution of Electronics and Telecommunication Engineers, India) | 2007年 / 24卷 / 04期
关键词：
10;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：331 / 334
相关论文
共 50 条
  • [1] Design of a FIR Filtering Core for High Speed Application
    Arif, M.
    IETE TECHNICAL REVIEW, 2007, 24 (07) : 331 - 334
  • [2] Design of a FIR Filtering Core for High Speed Application
    Arif, M.
    IETE TECHNICAL REVIEW, 2007, 24 (04) : 331 - 334
  • [3] High speed FIR digital filtering on GPU
    Chen, Xiaoliang
    Deng, Yangdong
    Cheng, Xiaobin
    Li, Xiaodong
    Tian, Jing
    Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics, 2010, 22 (09): : 1435 - 1442
  • [4] The Application of Residue Number System to the Design of High-Speed FIR Filters
    Jin, Zhe
    Wu, Jie
    PROCEEDINGS OF THE 2015 4TH INTERNATIONAL CONFERENCE ON COMPUTER, MECHATRONICS, CONTROL AND ELECTRONIC ENGINEERING (ICCMCEE 2015), 2015, 37 : 828 - 832
  • [5] A low power FIR filtering core
    Erdogan, AT
    Hasan, M
    Arslan, T
    14TH ANNUAL IEEE INTERNATIONAL ASIC/SOC CONFERENCE, PROCEEDINGS, 2001, : 271 - 275
  • [6] High Speed Multiplier for FIR Filter Design using Window
    Shukla, Tushar
    Shukla, Prabhat Kumar
    Prabhakar, Harish
    2014 INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND INTEGRATED NETWORKS (SPIN), 2014, : 486 - 491
  • [7] Low power design of block FIR filtering for high throughput rate applications
    Jamal, H
    Qadeer, I
    Shabbir, A
    APCC 2003: 9TH ASIA-PACIFIC CONFERENCE ON COMMUNICATION, VOLS 1-3, PROCEEDINGS, 2003, : 680 - 684
  • [8] Design of a High-Speed Digital FIR Filter Based on FPGA
    Xu, Guosheng
    MATERIALS SCIENCE AND INFORMATION TECHNOLOGY, PTS 1-8, 2012, 433-440 : 4571 - 4577
  • [9] Design and implementation of a high-speed programmable polyphase FIR filter
    Xiong, CH
    Chen, H
    Zhong, SN
    Wang, H
    2003 5TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2003, : 783 - 787
  • [10] Design and FPGA Implementation of High-speed Parallel FIR Filters
    Hou, Baolin
    Yao, Yuancheng
    Qin, Mingwei
    PROCEEDINGS OF THE 3RD INTERNATIONAL CONFERENCE ON MECHATRONICS, ROBOTICS AND AUTOMATION (ICMRA 2015), 2015, 15 : 975 - 979
12345