Microcantilever probe cards with silicon and nickel composite micromachining technique for wafer-level burn-in testing

被引：0
|
作者：
State Key Laboratory of Transducer Technology, Shanghai Institute of Microsystem and Information Technology, Chinese Academy of Sciences, Shanghai 200050, China [1 ]
不详 [2 ]
机构：
来源：
IEEE Trans. Adv. Packag. | / 2卷 / 468-477期
关键词：
Micromachining techniques - Micromachining technologies - Ni electroplating - Probe cards - Silicon cantilever - Single crystal silicon - Through-wafer interconnects - Wafer level;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 36 条
  • [21] Application of a Genetic Algorithm to the Design Optimization of a Multilayer Probe Card for Wafer-Level Testing
    Liu, De-Shin
    Shih, Meng-Kae
    Chang, Chi-Ming
    IEEE TRANSACTIONS ON ELECTRONICS PACKAGING MANUFACTURING, 2009, 32 (01): : 49 - 58
  • [22] Accurate Fiber Alignment using Silicon Photodiode on Grating Coupler for Wafer-Level Testing
    Maeda, Yoshiho
    Miura, Toru
    Matsuo, Shinji
    Fukuda, Hiroshi
    2019 24TH OPTOELECTRONICS AND COMMUNICATIONS CONFERENCE (OECC) AND 2019 INTERNATIONAL CONFERENCE ON PHOTONICS IN SWITCHING AND COMPUTING (PSC), 2019,
  • [23] Robust actuation of silicon MEMS using SMA wires integrated at wafer-level by nickel electroplating
    Clausi, Donato
    Gradin, Henrik
    Braun, Stefan
    Peirs, Jan
    Stemme, Goran
    Reynaerts, Dominiek
    van der Wijngaart, Wouter
    SENSORS AND ACTUATORS A-PHYSICAL, 2013, 189 : 108 - 116
  • [24] Probe module for wafer-level testing of gigascale chips with electrical and optical I/O interconnects
    Thacker, Hiren
    Ogunsola, Oluwafemi
    Bakir, Muhannad
    Meindl, James
    ADVANCES IN ELECTRONIC PACKAGING 2005, PTS A-C, 2005, : 1593 - 1599
  • [25] Test-station for flexible semi-automatic wafer-level silicon photonics testing
    De Coster, Jeroen
    De Heyn, Peter
    Pantouvaki, Marianna
    Snyder, Brad
    Chen, Hongtao
    Marinissen, Erik Jan
    Absil, Philippe
    Van Campenhout, Joris
    Bolt, Bryan
    2016 21TH IEEE EUROPEAN TEST SYMPOSIUM (ETS), 2016,
  • [26] MEMS Vertical Probe Cards with Both Line-arrayed and Area-arrayed Ultra-dense Metal Tips for Wafer-level IC Testing
    Wang, Fei
    Cheng, Rong
    Li, Xinxin
    IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2008, TECHNICAL DIGEST, 2008, : 503 - 506
  • [27] Technique of Time Depend Dielectric Breakdown for the Wafer-Level Testing of Thin Dielectrics of MIS Devices
    Andreev D.V.
    Maslovsky V.M.
    Andreev V.V.
    Russian Microelectronics, 2023, 52 (Suppl 1) : S279 - S284
  • [28] Technique of High-Field Electron Injection for Wafer-Level Testing of Gate Dielectrics of MIS Devices
    Andreev, Dmitrii V.
    Andreev, Vladimir V.
    Konuhova, Marina
    Popov, Anatoli I.
    TECHNOLOGIES, 2024, 12 (07)
  • [29] Ground Guard Structure to Reduce the Crosstalk Noise and Electromagnetic Interference (EMI) in a Vertical Probe Card for Wafer-level Testing
    Lee, Eunjung
    Lee, Manho
    Kim, Jonghoon J.
    Kim, Mijoo
    Kim, Jonghoon
    Kim, Joungho
    Park, Jeoungkun
    Joo, Younghoon
    Bang, Yoonhee
    Kim, Il
    Nam, Seungki
    2014 IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (EMC), 2014, : 260 - 264
  • [30] Insertion loss and polarization-dependent loss measurement improvement to enable parallel silicon photonics wafer-level testing
    Kim, Daehong
    De Coster, Jeroen
    Van Campenhout, Joris
    Ban, Yoojin
    Velenis, Dimitrios
    Sar, Huseyin
    Kobbi, Hakim
    Magdziak, Rafal
    Kim, Younghyun
    OPTICS AND LASERS IN ENGINEERING, 2025, 186
1234