Improved reliability single loop single feed 7T SRAM cell for biomedical applications

被引:0
|
作者
Panchal, Ashish [1 ]
Sharma, Priyanka [2 ]
Gupta, Aastha [2 ]
Neema, Vaibhav [2 ]
Tiwari, Nidhi [1 ]
Sindal, Ravi [2 ]
机构
[1] Department of Electronics and Communication, SAGE University, Indore, India
[2] Department of Electronics and Telecommunication, IET-Devi Ahilya University, Indore, India
关键词
All Open Access; Gold;
D O I
10.1016/j.memori.2023.100057
中图分类号
学科分类号
摘要
22
引用
收藏
相关论文
共 50 条
  • [11] Reduction of Single Event Latch-up Using FinFET Based 7T SRAM Cell
    Sable, Varun
    Akashe, Shyam
    JOURNAL OF ACTIVE AND PASSIVE ELECTRONIC DEVICES, 2015, 10 (3-4): : 235 - 245
  • [12] A Novel 7T SRAM cell Design for Reducing Leakage Power and Improved Stability
    Kumar, Vikas
    Khanna, Gargi
    2014 INTERNATIONAL CONFERENCE ON ADVANCED COMMUNICATION CONTROL AND COMPUTING TECHNOLOGIES (ICACCCT), 2014, : 56 - 59
  • [13] Single-Ended Sub-threshold FinFET 7T SRAM Cell Without Boosted Supply
    Kushwah, C. B.
    Vishvakarma, S. K.
    Dwivedi, D.
    2014 IEEE INTERNATIONAL CONFERENCE ON IC DESIGN & TECHNOLOGY (ICICDT), 2014,
  • [14] A Reliable and Temperature Variation Tolerant 7T SRAM Cell with Single Bitline Configuration for Low Voltage Application
    Bhawna Rawat
    Poornima Mittal
    Circuits, Systems, and Signal Processing, 2022, 41 : 2779 - 2801
  • [15] Power-aware sourse feedback single-ended 7T SRAM cell at nanoscale regime
    Roy, Chandaramauleshwar
    Islam, Aminul
    MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS, 2019, 25 (05): : 1783 - 1791
  • [16] A Reliable and Temperature Variation Tolerant 7T SRAM Cell with Single Bitline Configuration for Low Voltage Application
    Rawat, Bhawna
    Mittal, Poornima
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2022, 41 (05) : 2779 - 2801
  • [17] Power-aware sourse feedback single-ended 7T SRAM cell at nanoscale regime
    Chandaramauleshwar Roy
    Aminul Islam
    Microsystem Technologies, 2019, 25 : 1783 - 1791
  • [18] Analysis of Low Power 7T SRAM Cell Employing Improved SVL (ISVL) Technique
    Kumar, Hemanth C. S.
    Kariyappa, B. S.
    2017 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, COMMUNICATION, COMPUTER, AND OPTIMIZATION TECHNIQUES (ICEECCOT), 2017, : 478 - 481
  • [19] Low Power Multi Threshold 7T SRAM Cell
    Sachan, Divyesh
    Peta, Harish
    Malik, Kamaldeep Singh
    Goswami, Manish
    2016 IEEE 59TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2016, : 257 - 260
  • [20] Process evaluation in FinFET based 7T SRAM cell
    T. Santosh Kumar
    Suman Lata Tripathi
    Analog Integrated Circuits and Signal Processing, 2021, 109 : 545 - 551