VLSI design of BCH decoder in NAND flash controller

被引：0
|
作者：
机构：
[1] Zheng, Zhaoxia
[2] Ding, Mingpeng
[3] Zhong, Jianfu
[4] Li, Jicheng
来源：
Zheng, Z. (zxzheng@hust.edu.cn) | 1600年 / Huazhong University of Science and Technology卷 / 42期
关键词：
D O I：
10.13245/j.hust.140120
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [41] A 2.74-pJ/bit, 17.7-Gb/s Iterative Concatenated-BCH Decoder in 65-nm CMOS for NAND Flash Memory
    Lee, Youngjoo
    Yoo, Hoyoung
    Jung, Jaehwan
    Jo, Jihyuck
    Park, In-Cheol
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2013, 48 (10) : 2531 - 2540
  • [42] STANFORD TELECOM VLSI DESIGN OF A CONVOLUTIONAL DECODER
    BUSTAMANTE, HA
    KANG, I
    NGUYEN, C
    PEILE, RE
    [J]. 1989 IEEE MILITARY COMMUNICATIONS CONFERENCE, VOLS 1-3: BRIDGING THE GAP : INTEROPERABILITY, SURVIVABILITY, SECURITY, 1989, : 171 - 178
  • [43] VLSI design and implementation of WCDMA channel decoder
    Xu, YY
    Li, ZW
    Ruan, M
    Luo, HW
    Song, WT
    [J]. CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING 2001, VOLS I AND II, CONFERENCE PROCEEDINGS, 2001, : 241 - 245
  • [44] A (21150,19050) GC-LDPC Decoder for NAND Flash Applications
    Liao, Yen-Chin
    Lin, Chien
    Chang, Hsie-Chia
    Lin, Shu
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2019, 66 (03) : 1219 - 1230
  • [45] A BCH DECODING ARCHITECTURE WITH MIXED PARALLELIZATION DEGREES FOR FLASH CONTROLLER APPLICATIONS
    Spinner, Jens
    Freudenberger, Juergen
    Baumhof, Christoph
    Mehnerf, Axel
    Willems, Richard
    [J]. 2013 IEEE 26TH INTERNATIONAL SOC CONFERENCE (SOCC), 2013, : 116 - 121
  • [46] Modeling NAND Flash memories for IC design
    Larcher, L.
    Padovani, A.
    Pavan, P.
    Fantini, P.
    Calderoni, A.
    Mauri, A.
    Benvenuti, A.
    [J]. IEEE ELECTRON DEVICE LETTERS, 2008, 29 (10) : 1152 - 1154
  • [47] 纠错模式可配置的NAND Flash BCH译码器设计
    谢蓉芳
    李子夫
    叶松
    [J]. 成都信息工程大学学报, 2018, 33 (04) : 353 - 358
  • [48] Quasi-Primitive Block-wise Concatenated BCH Codes for NAND Flash Memories
    Kim, Daesung
    Ha, Jeongseok
    [J]. 2014 IEEE INFORMATION THEORY WORKSHOP (ITW), 2014, : 611 - 615
  • [49] Error correction capability aware BCH implementation for NAND flash memories in Earth observation satellites
    Aydogdu, M. Fatih
    Mert, Yakup Murat
    [J]. SATELLITE DATA COMPRESSION, COMMUNICATIONS, AND PROCESSING XI, 2015, 9501
  • [50] NAND Flash控制器的BCH编/译码器设计
    王杰
    沈海斌
    [J]. 计算机工程, 2010, 36 (16) : 222 - 225
12345