A digital phase-locked loop based on the linear phase-shifted control implemented by a finite impulse response filter for a single-phase power system

被引:0
|
作者
Xi'an University of Technology, Xi'an 710048, China [1 ]
机构
来源
Diangong Jishu Xuebao | 2008年 / 8卷 / 121-125期
关键词
Electric power system control - Locks (fasteners) - Phase locked loops - Bandpass filters - Impulse response;
D O I
暂无
中图分类号
学科分类号
摘要
A finite impulse response (FIR) filter can guarantee the linear phase characteristics; therefore the method of constructing two voltage vectors vα, vβ, in the αβ stationary reference based on a FIR filter is proposed in this paper. According to the principle of the digital phase-locked loop (DPLL) by means of the transformation from αβ stationary reference to dq synchronously rotating reference for a three-phase system, and the synchronously sampling technique is used to assure the constant filter order, a DPLL on the basis of a fictitious two-phase transformation for a grid-connected single-phase power conversion system is implemented. Taking some parameters such as the fluctuations of the voltage magnitude and grid frequency and the 3rd harmonic content into consideration, the proposed method is simulated in PSIM software. A simulative inverter with the control core of DSP TMS320C32 is installed. The experimental results verify that the method is feasible and it has the better static and dynamic performances.
引用
收藏
相关论文
共 50 条
  • [11] RESPONSE OF AN ALL DIGITAL PHASE-LOCKED LOOP
    GARODNICK, J
    GRECO, J
    SCHILLING, DL
    IEEE TRANSACTIONS ON COMMUNICATIONS, 1974, CO22 (06) : 751 - 764
  • [12] Development of Frequency Fixed Sliding Discrete Fourier Transform Filter Based Single-Phase Phase-Locked Loop
    Tan, Guojun
    Fu, Qiwen
    Xia, Tao
    Zhang, Xu
    IEEE ACCESS, 2021, 9 : 110573 - 110581
  • [13] Single-Phase Phase-Locked Loop for DC Offset and Harmonic Interference
    Zeng J.
    Cen D.
    Chen R.
    Liu J.
    Liu, Junfeng (aujfliu@scut.edu.cn), 1600, China Machine Press (36): : 3504 - 3515
  • [14] A Frequency Adaptive Single-Phase Phase-Locked Loop with Harmonic Rejection
    Sagha, Hossein
    Ledwich, Gerard
    Ghosh, Arindam
    Nourbakhsh, Ghavameddin
    IECON 2014 - 40TH ANNUAL CONFERENCE OF THE IEEE INDUSTRIAL ELECTRONICS SOCIETY, 2014, : 1028 - 1033
  • [15] A Phase-Locked Loop with Saturated Estimator for Single-Phase Grid Synchronization
    Escobar, G.
    del Puerto-Flores, D.
    Lopez-Sanchez, M. J.
    PROCEEDINGS OF THE 2016 13TH INTERNATIONAL CONFERENCE ON POWER ELECTRONICS (CIEP), 2016, : 227 - 231
  • [16] Frequency Estimation Improvement for Single-Phase Phase-Locked Loop Using Digital RST controller
    Vongkoon, Pokkrong
    Liutanakul, Pisit
    2019 IEEE PES GTD GRAND INTERNATIONAL CONFERENCE AND EXPOSITION ASIA (GTD ASIA), 2019, : 490 - 494
  • [17] Implementation of Single-Phase Enhanced Phase-Locked Loop-Based Control Algorithm for Three-Phase DSTATCOM
    Singh, Bhim
    Arya, Sabha Raj
    IEEE TRANSACTIONS ON POWER DELIVERY, 2013, 28 (03) : 1516 - 1524
  • [18] Power Calculation for Direct Power Control of Single-Phase Three-Level Rectifiers Without Phase-Locked Loop
    Ma, Junpeng
    Song, Wensheng
    Jiao, Shilei
    Zhao, Junhui
    Feng, Xiaoyun
    IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2016, 63 (05) : 2871 - 2882
  • [20] Single-phase phase-locked loop based on recursive implementation of generalizeddelayed signal superposition
    Liu Y.
    Yang T.
    Pan H.
    Zeng L.
    Cao L.
    Dianli Xitong Baohu yu Kongzhi/Power System Protection and Control, 2022, 50 (14): : 172 - 180