Implementation of low power and high-speed higher order channel filters for software radio receivers

被引：0
|
作者：
School of Computer Engineering, Nanyang Technological University, Singapore 639798, Singapore [1 ]
机构：
来源：
IEEE Int Symp Person Indoor Mobile Radio Commun PIMRC | 2006年
关键词：
Adjacent channels - Channel filters - Digital advanced mobile phone systems - High-speed channels - Personal digital cellular - Software-defined radios - Wideband receivers - Wireless communications;
D O I：
4022500
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [21] Implementation of a High-Speed MIMO Soft-Output Symbol Detector for Software Defined Radio
    Wu, Di
    Eilert, Johan
    Liu, Dake
    [J]. JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2011, 63 (01): : 27 - 37
  • [22] High-Speed Parallel Software Implementation of the ηT Pairing
    Aranha, Diego F.
    Lopez, Julio
    Hankerson, Darrel
    [J]. TOPICS IN CRYPTOLOGY - CT-RSA 2010, PROCEEDINGS, 2010, 5985 : 89 - +
  • [23] A HIGH-SPEED SOFTWARE IMPLEMENTATION OF THE DATA ENCRYPTION STANDARD
    SHEPHERD, SJ
    [J]. COMPUTERS & SECURITY, 1995, 14 (04) : 349 - 357
  • [24] Low-Leakage and Low-Power Implementation of High-Speed Logic Gates
    Wu, Tsung-Yi
    Lu, Liang-Ying
    [J]. IEICE TRANSACTIONS ON ELECTRONICS, 2009, E92C (04): : 401 - 408
  • [25] A Low-power High-speed Ultra Wideband Pulse Radio System
    Tang, Wei
    Culurciello, Eugenio
    [J]. ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5, 2009, : 1916 - 1920
  • [26] A joint implementation for bit synchronization and filtering in high-speed digital receivers
    Yang, Jie
    Cui, Song-Qi
    Liu, Ce-Lun
    [J]. Beijing Ligong Daxue Xuebao/Transaction of Beijing Institute of Technology, 2010, 30 (12): : 1465 - 1469
  • [27] Design and FPGA Implementation of High-speed Parallel FIR Filters
    Hou, Baolin
    Yao, Yuancheng
    Qin, Mingwei
    [J]. PROCEEDINGS OF THE 3RD INTERNATIONAL CONFERENCE ON MECHATRONICS, ROBOTICS AND AUTOMATION (ICMRA 2015), 2015, 15 : 975 - 979
  • [28] A low-power, high-speed implementation of a PowerPC™ microprocessor vector extension
    Schmookler, MS
    Putrino, M
    Mather, A
    Tyler, J
    Van Nguyen, H
    Roth, C
    Sharma, M
    Pham, MN
    Lent, J
    [J]. 14TH IEEE SYMPOSIUM ON COMPUTER ARITHMETIC, PROCEEDINGS, 1999, : 12 - 19
  • [29] VLSI implementation of a high-speed and low-power punctured Viterbi decoder
    Li, Q
    You, YX
    Wang, JX
    Ye, YZ
    [J]. 2002 IEEE REGION 10 CONFERENCE ON COMPUTERS, COMMUNICATIONS, CONTROL AND POWER ENGINEERING, VOLS I-III, PROCEEDINGS, 2002, : 1205 - 1208
  • [30] High-speed GDDRIII system implementation by channel signal and power integrity factorial design
    Hsu, Jimmy
    Hsiao, Randy
    [J]. 57TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2007 PROCEEDINGS, 2007, : 1953 - +
12345