Verification requirements for SystemC/C++ designs

被引：0
|
作者：
Kalinic, Vlada [1 ]
机构：
[1] OneSpin Solutions, Germany
来源：
Electronics World | 2021年 / 127卷 / 2009期
关键词：
C++ (programming language) - Program debugging - Software design - Software testing;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
Although SystemC/C++ coding styles have been used for many years, specific models have recently emerged to drive common design flows across engineering teams. These include abstract algorithmic design code as input for high-level synthesis (HLS) tools, virtual platform models for early software test, configurable intellectual property (IP) blocks, and many more.
引用
收藏
页码：24 / 26
相关论文
共 50 条
  • [21] Verification of consistency between concurrent program designs and their requirements
    Chechik, M
    Gannon, J
    COMPASS '96 - PROCEEDINGS OF THE ELEVENTH ANNUAL CONFERENCE ON COMPUTER ASSURANCE: SYSTEMS INTEGRITY, SOFTWARE SAFETY, PROCESS SECURITY, 1996, : 103 - 116
  • [22] System exploration of SystemC designs
    Genz, Christian
    Drechsler, Rolf
    IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: EMERGING VLSI TECHNOLOGIES AND ARCHITECTURES, 2006, : 335 - +
  • [23] Analyzing SystemC Designs: SystemC Analysis Approaches for Varying Applications
    Stoppe, Jannis
    Drechsler, Rolf
    SENSORS, 2015, 15 (05) : 10399 - 10421
  • [24] Concolic Testing of SystemC Designs
    Lin, Bin
    Cong, Kai
    Yang, Zhenkun
    Liao, Zhigang
    Zhan, Tao
    Havlicek, Christopher
    Xie, Fei
    2018 19TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2018, : 1 - 7
  • [25] A composite SystemC-UVM abstract optimal path selection verification architecture for complex designs
    Sharma, Gaurav
    Bhargava, Lava
    Kumar, V
    MICROELECTRONICS RELIABILITY, 2022, 131
  • [26] Complex ASICs verification with SystemC
    Randjic, A
    Ostapcuk, N
    Soldo, I
    Markovic, P
    Mujkovic, V
    2002 23RD INTERNATIONAL CONFERENCE ON MICROELECTRONICS, VOLS 1 AND 2, PROCEEDINGS, 2002, : 671 - 674
  • [27] Construction of concrete verification models from C++
    Haldar, Malay
    Singh, Gagandeep
    Prabhakar, Saurabh
    Dwivedi, Basant
    Ghosh, Antara
    2008 45TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2008, : 942 - 947
  • [28] Networked object oriented verification with C++ and Verilog
    Dearth, G
    Meeth, S
    Whittemore, P
    1998 INTERNATIONAL VERILOG HDL CONFERENCE AND VHDL INTERNATIONAL USERS FORUM, PROCEEDINGS, 1998, : 158 - 164
  • [29] Symbolic Model Checking on SystemC Designs
    Chou, Chun-Nan
    Ho, Yen-Sheng
    Hsieh, Chiao
    Huang, Chung-Yang
    2012 49TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2012, : 327 - 333
  • [30] Runtime deadlock analysis of SystemC designs
    Cheung, Eric
    Satapathy, Piyush
    Pham, Vi
    Hsieh, Harry
    Chen, Xi
    HLDVT'06: ELEVENTH ANNUAL IEEE INTERNATIONAL HIGH-LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS, 2006, : 187 - +
12345