VLSI design of an efficient reconfigurable FFT processor and its application

被引：0
|
作者：
Xiao, Hao [1 ]
Xiang, Bo [1 ]
Chen, Yun [1 ]
Zeng, Xiaoyang [1 ]
机构：
[1] Slate Key Laboratory of ASIC and System, Fudan University, Shanghai 201203, China
来源：
Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics | 2009年 / 21卷 / 02期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
11
引用
收藏
页码：209 / 213
相关论文
共 50 条
  • [31] A VLSI-Oriented FFT Algorithm and Its Pipelined Design
    Fan, Xin
    ICSP: 2008 9TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING, VOLS 1-5, PROCEEDINGS, 2008, : 414 - 417
  • [32] Design of an MCM FFT processor
    Rozier, RG
    Kiamilev, FE
    1997 IEEE MULTI-CHIP MODULE CONFERENCE - PROCEEDINGS, 1997, : 83 - 88
  • [33] Implementation of High-Throughput FFT Processing on an Application-Specific Reconfigurable Processor
    Liu, Lei
    Yang, Ziyu
    Li, Sikun
    Yan, Ming
    PROCEEDINGS OF 2012 2ND INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE AND NETWORK TECHNOLOGY (ICCSNT 2012), 2012, : 1284 - 1288
  • [34] A novel low-power reconfigurable FFT processor
    Zhao, YT
    Erdogan, AT
    Arslan, T
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 41 - 44
  • [35] A genetic algorithm for the optimisation of a reconfigurable pipelined FFT processor
    Sulaiman, N
    Arslan, T
    2004 NASA/DOD CONFERENCE ON EVOLVABLE HARDWARE, PROCEEDINGS, 2004, : 104 - 108
  • [36] VLSI design of a high-speed RSA crypto-processor with reconfigurable architecture
    Fan, Y
    Zeng, XY
    Zhang, Z
    Chen, A
    Zhang, QL
    ISSPA 2005: The 8th International Symposium on Signal Processing and its Applications, Vols 1 and 2, Proceedings, 2005, : 307 - 310
  • [37] A DIGITAL NEURON-TYPE PROCESSOR AND ITS VLSI DESIGN
    HABIB, MK
    AKEL, H
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1989, 36 (05): : 739 - 746
  • [38] Design of a reconfigurable VLSI processor for robot control based on bit-serial architecture
    Department of Electrical Engineering, Hachinohe Institute of Technology, Hachinohe, 031-8501, Japan
    不详
    不详
    不详
    不详
    Syst Comput Jpn, 12 (43-51):
  • [39] An efficient FFT processor for ADSL applications
    Grisamore, R
    Rangan, GNK
    Swartzlander, EE
    CONFERENCE RECORD OF THE THIRTY-FIFTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS AND COMPUTERS, VOLS 1 AND 2, 2001, : 1251 - 1255
  • [40] An efficient locally pipelined FFT processor
    Yang, Liang
    Zhang, Kewei
    Liu, Hongxia
    Huang, Jin
    Huang, Shitan
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2006, 53 (07) : 585 - 589
12345