Low-Power and wideband inductive-coupling communication for 3D integration

被引：0
|
作者：
Keio University, 3-14-1 Hiyoshi, Kohoku-ku, Yokohama-shi, Kanagawa 223-8522, Japan [1 ]
机构：
来源：
J. Jpn. Inst. Electron. Packag. | 2008年 / 3卷 / 174-181期
关键词：
D O I：
10.5104/jiep.11.174
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [1] Inductive-coupling transceiver for 3D system integration
    Miura, Noriyuki
    Kuroda, Tadahiro
    2007 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUIT DESIGN AND TECHNOLOGY, PROCEEDINGS, 2007, : 172 - +
  • [2] Low-Power 3D Integration using Inductive Coupling Links for Neurotechnology Applications
    Fletcher, Benjamin J.
    Das, Shidhartha
    Poon, Chi-Sang
    Mak, Terrence
    PROCEEDINGS OF THE 2018 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2018, : 1211 - 1216
  • [3] Full-Wave Modeling of Inductive Coupling Links for Low-Power 3D System Integration
    Vali, Tommaso
    Marotta, Giulio
    De Santis, Luca
    Antonini, Giulio
    Romano, Daniele
    De Luca, Giovanni
    2013 IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (EMC), 2013, : 17 - 21
  • [4] Modeling and Experimental Verification of Misalignment Tolerance in Inductive-Coupling Inter-Chip Link for Low-Power 3-D System Integration
    Niitsu, Kiichi
    Kohama, Yoshinori
    Sugimori, Yasufumi
    Kasuga, Kazutaka
    Osada, Kenichi
    Irie, Naohiko
    Ishikuro, Hiroki
    Kuroda, Tadahiro
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2010, 18 (08) : 1238 - 1243
  • [5] Inductive-Coupling Interfaces for High-Speed Low-Power Proximity Communications
    Chung, Hayun
    Kuroda, Tadahiro
    2011 IEEE 54TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2011,
  • [6] Dynamic power consumption optimization for inductive-coupling based wireless 3D NoCs
    Zhang, H. (blackbus@am.ics.keio.ac.jp), 1600, Information Processing Society of Japan (07):
  • [7] Dynamic Power On/Off Method for 3D NoCs with Wireless Inductive-Coupling Links
    Zhang, Hao
    Matsutani, Hiroki
    Koibuchi, Michihiro
    Amano, Hideharu
    2013 IEEE COOL CHIPS XVI (COOL CHIPS), 2013,
  • [8] Analysis and Techniques for Mitigating Interference From Power/Signal Lines and to SRAM Circuits in CMOS Inductive-Coupling Link for Low-Power 3-D System Integration
    Niitsu, Kiichi
    Sugimori, Yasufumi
    Kohama, Yoshinori
    Osada, Kenichi
    Irie, Naohiko
    Ishikuro, Hiroki
    Kuroda, Tadahiro
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2011, 19 (10) : 1902 - 1907
  • [9] A BER-Modulated Inductive-Coupling Transceiver Using Dynamic Intermediate Interference Control Technique for Low-Power Communication
    Xu, Ge
    Hayashi, Kenya
    Arata, Shigeki
    Murakami, Shunya
    Bui, Dang Cong
    Kobayashi, Atsuki
    Niitsu, Kiichi
    2018 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2018), 2018, : 69 - 73
  • [10] 3D System Integration of Processor and Multi-Stacked SRAMs by Using Inductive-Coupling Links
    Osada, Kenichi
    Saen, Makoto
    Okuma, Yasuyuki
    Niitsu, Kiichi
    Shimazaki, Yasuhisa
    Sugimori, Yasufumi
    Kohama, Yoshinori
    Kasuga, Kazutaka
    Nonomura, Itaru
    Irie, Naohiko
    Hattori, Toshihiro
    Hasegawa, Atsushi
    Kuroda, Tadahiro
    2009 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2009, : 256 - +
12345