Adaptive dynamic arbiter for multi-processor SoC

被引：0
|
作者：
Xu, Yi [1 ,2 ]
Li, Li [1 ,2 ]
Du, Gaoming [3 ]
Zhang, Yuang [1 ,2 ]
Zhang, Bing [1 ,2 ]
Gao, Minglun [1 ,2 ,3 ]
机构：
[1] Institute of VLSI Design, Physics Department, Nanjing University, Nanjing 210093, China
[2] Key Laboratory of Advanced Photonic and Electronic Materials, Nanjing University, Nanjing 210093, China
[3] Institute of VLSI Design, Hefei University of Technology, Hefei 230009, China
来源：
Jisuanji Yanjiu yu Fazhan/Computer Research and Development | 2008年 / 45卷 / 06期
关键词：
12;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
下载
收藏
页码：1085 / 1092
相关论文
共 50 条
  • [1] Arbiter synthesis approach for SoC multi-processor systems
    Zitouni, Abdelkrim
    Tourki, Rached
    COMPUTERS & ELECTRICAL ENGINEERING, 2008, 34 (01) : 63 - 77
  • [2] Multi-Processor Debug in SoC and Processor designs
    Penner, Bill
    2013 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), 2013,
  • [3] A Reconfigurable Multi-Processor SoC for Media Applications
    Zhu, Min
    Liu, Leibo
    Yin, Shouyi
    Wang, Yansheng
    Wang, Wenjie
    Wei, Shaojun
    2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 2011 - 2014
  • [4] MPARM: Exploring the multi-processor SoC design space with SystemC
    Benini, L
    Bertozzi, D
    Bogliolo, A
    Menichelli, F
    Olivieri, M
    JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2005, 41 (02): : 169 - 182
  • [5] Architecture for multi-processor SoC platform using dedicated channels
    Lee, G
    Park, SC
    Fifth International Workshop on System-on-Chip for Real-Time Applications, Proceedings, 2005, : 525 - 529
  • [6] MPARM: Exploring the Multi-Processor SoC Design Space with SystemC
    Luca Benini
    Davide Bertozzi
    Alessandro Bogliolo
    Francesco Menichelli
    Mauro Olivieri
    Journal of VLSI signal processing systems for signal, image and video technology, 2005, 41 : 169 - 182
  • [7] Multi-processor SoC integration: A case study on BlueGene/L
    Nsame, T
    Savaria, Y
    IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2004, : 201 - 204
  • [8] System level design methodologies in the multi-processor SoC era
    Imai, Masaharu
    2007 INTERNATIONAL CONFERENCE ON COMPUTER ENGINEERING & SYSTEMS: ICCES '07, 2007, : XIX - XIX
  • [9] A generic wrapper architecture for multi-processor SoC cosimulation and design
    Yoo, S
    Nicolescu, G
    Lyonnard, D
    Baghdadi, A
    Jerraya, AA
    PROCEEDINGS OF THE NINTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, 2001, : 195 - 200
  • [10] Automatic Communication Synthesis with Hardware Sharing for Multi-Processor SoC Design
    Ando, Yuki
    Shibata, Seiya
    Honda, Shinya
    Tomiyama, Hiroyuki
    Takada, Hiroaki
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2010, E93A (12) : 2509 - 2516
12345