共 50 条
- [41] Minimization of the High-Level Fault Model for Microprocessor Control Parts 2018 16TH BIENNIAL BALTIC ELECTRONICS CONFERENCE (BEC), 2018,
- [42] Exploiting high-level descriptions for circuits fault tolerance assessments 1997 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 1997, : 212 - 216
- [43] ON THE ANALYSIS OF STOCHASTIC HIGH-LEVEL PETRI NET MODELS MICROELECTRONICS AND RELIABILITY, 1991, 31 (04): : 747 - 767
- [44] Tasks models merging for high-level component composition HUMAN-COMPUTER INTERACTION, PT 1, PROCEEDINGS: INTERACTION DESIGN AND USABILITY, 2007, 4550 : 1129 - +
- [45] Solving scheduling problems from high-level models 4OR-A QUARTERLY JOURNAL OF OPERATIONS RESEARCH, 2011, 9 (03): : 317 - 320
- [46] High-level synthesis through transforming VHDL models SYSTEM-ON-CHIP METHODOLOGIES & DESIGN LANGUAGES, 2001, : 135 - 146
- [48] High-level observability for effective high-level ATPG Proceedings of the IEEE VLSI Test Symposium, 2000, : 411 - 416
- [49] MODELS FOR CALCULATING DISSOLUTION RATES OF HIGH-LEVEL WASTE NUCLEAR SAFETY, 1987, 28 (03): : 362 - 373