Generic arithmetic units for high-performance FPGA designs

被引：0
|
作者：
Accelerated Computing Division, EM Photonics Inc., 51 E. Main St., Newark, DE 19711, United States [1 ]
机构：
来源：
WSEAS Trans. Math. | 2007年 / 1卷 / 166-169期
关键词：
Computer aided design - Computer hardware - Computer programming languages - Computer simulation - Mobile computing;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
As PLD applications expand to include high-speed computing, the number of data types required grows commensurately. Current applications of programmable devices require operations on various integer, fixed-point, and floating-point precisions, in both real and complex (a+jb) formats. Moreover, simulating large, high-precision systems that include arithmetic units requires significant time. In this paper, we present a method of VHDL programming that addresses the growing number of data types and simulation time to allow for rapid development and simulation of mathematical-based hardware designs.
引用
收藏
相关论文
共 50 条
  • [21] Innovate for low power in a high-performance FPGA
    Ekas, Paul
    Electronic Design, 2007, 55 (18) : 65 - 70
  • [22] A high-performance asynchronous FPGA: Test results
    Fang, D
    Teifel, J
    Manohar, R
    FCCM 2005: 13TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2005, : 271 - 272
  • [23] MULTICHIP MODULE DESIGNS FOR HIGH-PERFORMANCE APPLICATIONS
    NEUGEBAUER, C
    CARLSON, RO
    FILLION, RA
    HALLER, TR
    PROCEEDINGS OF THE TECHNICAL CONFERENCE : EIGHTH ANNUAL INTERNATIONAL ELECTRONICS PACKAGING CONFERENCE, 1988, : 163 - 173
  • [24] MULTICHIP MODULE DESIGNS FOR HIGH-PERFORMANCE APPLICATIONS
    NEUGEBAUER, C
    CARLSON, RO
    FILLION, RA
    HALLER, TR
    PROCEEDING OF THE TECHNICAL PROGRAM OF NEPCON WEST 89, VOLS 1 AND 2, 1989, : 401 - 413
  • [25] High-performance carry chains for FPGA's
    Hauck, S
    Hosler, MM
    Fry, TW
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2000, 8 (02) : 138 - 147
  • [26] Multisensor inversion with high-performance FPGA computation
    Hu, YX
    Cai, Y
    Tomzak, M
    Lee, T
    2003 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), PROCEEDINGS, 2003, : 439 - 442
  • [27] High-Performance FPGA Network Switch Architecture
    Papaphilippou, Philippos
    Meng, Jiuxi
    Luk, Wayne
    2020 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA '20), 2020, : 76 - 85
  • [28] Hipernetch: High-Performance FPGA Network Switch
    Papaphilippou, Philippos
    Meng, Jiuxi
    Gebara, Nadeen
    Luk, Wayne
    ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, 2022, 15 (01)
  • [29] High-Performance Parallel Radix Sort on FPGA
    Romanous, Bashar
    Rezvani, Mohammadreza
    Huang, Junjie
    Wong, Daniel
    Papalexakis, Evangelos E.
    Tsotras, Vassilis J.
    Najjar, Walid
    28TH IEEE INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM), 2020, : 224 - 224
  • [30] A High-Performance FPGA Accelerator for CUR Decomposition
    Abdelgawad, M. A. A.
    Cheung, Ray C. C.
    Yan, Hong
    2022 32ND INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, FPL, 2022, : 294 - 299
12345