Fatigue behavior of BGA soldering under board level drop test

被引：0
|
作者：
Fudan-Samsung Packaging Reliability Joint Laboratory, Fudan University, Shanghai 200433, China [1 ]
机构：
来源：
J. Shanghai Jiaotong Univ. Sci. | 2008年 / SUPPL.卷 / 141-144期
关键词：
Ball grid arrays;
D O I：
10.1007/s12204-008-0941-7
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [41] Failure Analysis of Halogen-Free Printed Circuit Board Assembly Under Board-Level Drop Test
    Chang, Hung-Jen
    Zhan, Chau-Jie
    Chang, Tao-Chih
    Chou, Jung-Hua
    JOURNAL OF ELECTRONIC PACKAGING, 2012, 134 (01)
  • [42] Experimental/numerical analysis of halogen-free printed circuit board assembly under board level drop test
    Zhan, Chau-Jie
    Chang, Hung-Jen
    Chang, Tao-Chih
    Chou, Jung-Hua
    IMPACT: 2009 4TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE, 2009, : 337 - +
  • [43] Modal analysis and dynamic responses of board level drop test
    Luan, JE
    Tee, TY
    Pek, E
    Lim, CT
    Zhong, ZW
    PROCEEDINGS OF 5TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, 2003, : 233 - 243
  • [44] Board Level Drop Test Modeling for System-in-Packages
    Amagai, Masazumi
    Yamada, Eiichi
    2009 IEEE 59TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, VOLS 1-4, 2009, : 700 - 703
  • [45] Board level drop test and simulation of CSP for handheld application
    Jiang, Don-Son
    Tzeng, Yuan Lin
    Wang, Yu-Po
    Hsiao, C. S.
    ICEPT: 2006 7TH INTERNATIONAL CONFERENCE ON ELECTRONICS PACKAGING TECHNOLOGY, PROCEEDINGS, 2006, : 679 - +
  • [46] Correlation studies for component level ball impact shear test and board level drop test
    Wong, E. H.
    Rajoo, R.
    Seah, S. K. W.
    Selvanayagam, C. S.
    van Driel, W. D.
    Caers, J. F. J. M.
    Zhao, X. J.
    Owens, N.
    Tan, L. C.
    Leoni, M.
    Eu, P. L.
    Lai, Y. -S.
    Yeh, C-L
    MICROELECTRONICS RELIABILITY, 2008, 48 (07) : 1069 - 1078
  • [47] Effects of Board Design Parameters on Failure Mechanisms of PCB/BGA Assemblies under Drop Impact
    Simo, Grace L. Tsebo
    Shirangi, Hossein
    Nowottnick, Mathias
    Rzepka, Sven
    2015 IEEE 65TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2015, : 2048 - 2053
  • [48] Modeling Techniques for Board Level Drop Test for a Wafer-Level Package
    Dhiman, Harpreet S.
    Fan, Xuejun
    Zhou, Tiao
    2008 INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING, VOLS 1 AND 2, 2008, : 994 - +
  • [49] Development of Empirical Equations for Metal Trace Failure Prediction of Wafer Level Package Under Board Level Drop Test
    Chou, Chan-Yen
    Hung, Tuan-Yu
    Huang, Chao-Jen
    Chiang, Kuo-Ning
    IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2010, 33 (03): : 681 - 689
  • [50] Study on the failure behavior of BGA solder interconnections under fatigue loading
    Xu, Xing
    Chen, Gaiqing
    Cheng, Mingsheng
    2015 16TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, 2015,
12345