2.2.1 Test time reduction by optimal test sequencing1

被引：0
|
作者：
Boumen, R. [1 ]
de Jong, I.S.M. [1 ]
van de Mortel-Fronczak, J.M. [1 ]
Rooda, J.E. [1 ]
机构：
[1] Systems Engineering Group, Department of Mechanical Engineering, Eindhoven University of Technology, 5600 MB, Eindhoven, Netherlands
来源：
INCOSE International Symposium | 2006年 / 16卷 / 01期
关键词：
D O I：
10.1002/j.2334-5837.2006.tb02741.x
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：259 / 269
相关论文
共 50 条
  • [41] Multi-Valued Logic Test Access Mechanism for Test Time and Power Reduction
    Nekooei, Amirreza
    Navabi, Zainalabedin
    2015 10TH IEEE INTERNATIONAL CONFERENCE ON DESIGN & TECHNOLOGY OF INTEGRATED SYSTEMS IN NANOSCALE ERA (DTIS), 2015,
  • [42] Multimode Illinois scan architecture for test application time and test data volume reduction
    Chandra, Anshuman
    Yan, Haihua
    Kapur, Rohit
    25TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2007, : 84 - +
  • [43] Response compaction for test time and test pins reduction based on advanced convolutional codes
    Han, YH
    Hu, Y
    Li, HW
    Li, XW
    Chandra, A
    19TH IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2004, : 298 - 305
  • [44] TEST REDUCTION
    LOHR, KN
    BRITISH MEDICAL JOURNAL, 1980, 281 (6250): : 1285 - 1285
  • [45] An efficient scan tree design for test time reduction
    Bonhomme, Y
    Yoneda, T
    Fujiwara, H
    Girard, P
    ETS 2004: NINTH IEEE EUROPEAN TEST SYMPOSIUM, PROCEEDINGS, 2004, : 174 - 179
  • [46] High resolution electromigration measurements for reduction of the test time
    De Keukeleire, C
    Tielemans, L
    De Pauw, P
    1997 IEEE INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP FINAL REPORT, 1997, : 80 - 85
  • [47] A methodology for test time reduction in rubber part testing
    Steinweger, T
    Flamm, M
    Weltin, U
    CONSTITUTIVE MODELS FOR RUBBER III, 2003, : 27 - 32
  • [48] Skip-Scan: A Methodology for Test Time Reduction
    Kumar, Binod
    Nehru, Boda
    Pandey, Brajesh
    Tudu, Jaynarayan
    2016 20TH INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AND TEST (VDAT), 2016,
  • [49] Effective Tool for Test Case Execution Time Reduction
    Mahapatra, R. P.
    Mohan, M.
    Kulothungan, A.
    COMPUTING, COMMUNICATION, AND CONTROL, 2011, 1 : 105 - 111
  • [50] TIME REDUCTION FOR SURINAM GRASS SEED GERMINATION TEST
    Tomaz, Camila de Aquino
    Martins, Cibele Chalita
    Ganz Sanches, Mauricio Feis
    Vieira, Roberval Daiton
    CIENCIA E AGROTECNOLOGIA, 2015, 39 (05): : 488 - 497
12345