Three-dimensional silicon integration

被引：0

作者：

Knickerbocker, John U. ^{[1
]}

Andry, Paul S. ^{[1
]}

Dang, Bing ^{[1
]}

Horton, Raymond R. ^{[1
]}

Interrante, Mario J. ^{[2
]}

Patel, Chirag S. ^{[1
]}

Polastre, Robert J. ^{[1
]}

Sakuma, Katsuyuki ^{[3
]}

Sirdeshmukh, Ranjani ^{[1
]}

Sprogis, Edmund J. ^{[4
]}

Sri-Jayantha, Sri M. ^{[1
]}

Stephens, Antonio M. ^{[5
]}

Topol, Anna W. ^{[1
]}

Tsang, Cornelia K. ^{[1
]}

Webb, Bucknell C. ^{[1
]}

Wright, Steven L. ^{[1
]}

机构：

[1] IBM Research Division, Thomas J. Watson Research Center, P.O. Box 218, Yorktown Heights, NY 10598, United States

[2] IBM Systems and Technology Group, Microelectronics Division, 2070 Route 52, Hopewell Junction, NY 12533, United States

[3] IBM Research Division, IBM Tokyo Research Laboratory, 1623-14 Shimo-isuruma, Yamato-shi, Kanagawa-ken 242-8502, Japan

[4] IBM Systems and Technology Group, 1000 River Street, Essex Junction, VT 05452, United States

[5] IBM Research Division, 11501 Burnet Road, Austin, TX 78758, United States

来源：

IBM Journal of Research and Development | 2008年 / 52卷 / 06期

关键词：

Three-dimensional (3D) silicon integration of active devices with through-silicon vias (TSVs); thinned silicon; and silicon-to-silicon fine-pitch interconnections offers many product benefits. Advantages of these emerging 3D silicon integration technologies can include the following: power efficiency; performance enhancements; significant product miniaturization; cost reduction; and modular design for improved time to market. IBM research activities are aimed at providing design rules; structures; and processes that make 3D technology manufacturable for chips used in actual products on the basis of data from test-vehicle (i.e; prototype); design; fabrication; and characterization demonstrations. Three-dimensional integration can be applied to a wide range of interconnection densities (2 to 108/cm2); requiring new architectures for product optimization and multiple options for fabrication. Demonstration test structures; which are designed; fabricated; and characterized; are used to generate experimental data; establish models and design guidelines; and help define processes for future product consideration. This paper 1) reviews technology integration from a historical perspective; 2) describes industry-wide progress in 3D technology with examples of TSV and silicon-silicon interconnection advancement over the last 10 years; 3) highlights 3D technology from IBM; including demonstration test vehicles used to develop ground rules; collect data; and evaluate reliability; and 4) provides examples of 3D emerging industry product applications that could create marketable systems. Copyright 2008 by International Business Machines Corporation;

D O I：

暂无

中图分类号：

学科分类号：

摘要：

Journal article (JA)

引用

页码：553 / 569

共 50 条

[41] Integration of Nanomaterials into Three-Dimensional Vertical Architectures
Wang, Jiaying
Wagner, Stefan
Chen, Wenjun
Shi, Yuesong
Ndao, Abdoulaye
Li, Leon
Kante, Boubacar
Sirbuly, Donald
Lemme, Max C.
Vazquez-Mena, Oscar
ACS APPLIED MATERIALS & INTERFACES, 2018, 10 (34) : 28262 - 28268
[42] Low-loss Silicon Interposer for Three-dimensional System Integration with Embedded Microfluidic Cooling
Thadesar, Paragkumar A.
Zheng, Li
Bakir, Muhannad S.
2014 SYMPOSIUM ON VLSI TECHNOLOGY (VLSI-TECHNOLOGY): DIGEST OF TECHNICAL PAPERS, 2014,
[43] Integration of self-assembled three-dimensional photonic crystals onto structured silicon wafers
Ye, Jianhui
Zentel, Rudolf
Arpiainen, Sanna
Ahopelto, Jouni
Jonsson, Fredrik
Romanov, Sergei G.
Torres, Clivia M. Sotomayor
LANGMUIR, 2006, 22 (17) : 7378 - 7383
[44] Characterization of Thermal Stresses and Plasticity in Through-Silicon Via Structures for Three-dimensional Integration
Jiang, Tengfei
Ryu, Suk-Kyu
Im, Jay
Huang, Rui
Ho, Paul S.
STRESS INDUCED PHENOMENA AND RELIABILITY IN 3D MICROELECTRONICS, 2014, 1601 : 55 - 66
[45] Microprocessor system applications and challenges for through-silicon-via-based three-dimensional integration
Karnik, T.
Somasekhar, D.
Borkar, S.
IET COMPUTERS AND DIGITAL TECHNIQUES, 2011, 5 (03): : 205 - 212
[46] Three-dimensional process sculpts waveguides in silicon
不详
PHOTONICS SPECTRA, 2004, 38 (02) : 110 - 110
[47] Synthesis of three-dimensional silicon cluster superlattices
Sato, S
Yamamoto, N
Yao, H
Kimura, K
CHEMICAL PHYSICS LETTERS, 2002, 365 (5-6) : 421 - 426
[48] Fabrication and characterization of three-dimensional silicon tapers
Sure, A
Dillon, T
Murakowski, J
Lin, CC
Pustai, D
Prather, DW
OPTICS EXPRESS, 2003, 11 (26): : 3555 - 3561
[49] Three-dimensional Quantum Simulation of Silicon Nanowires
Schenk, A.
Luisier, M.
2008 IEEE SILICON NANOELECTRONICS WORKSHOP, 2008, : 45 - 46
[50] Three-dimensional immobilization of β-galactosidase on a silicon surface
Betancor, Lorena
Luckarift, Heather R.
Seo, Jae H.
Brand, Oliver
Spain, Jim C.
BIOTECHNOLOGY AND BIOENGINEERING, 2008, 99 (02) : 261 - 267

← 1 2 3 4 5 →