The reliability design of satellite high-speed data multiplexer

被引:0
|
作者
机构
[1] Zhou, Yan
[2] Tian, Mao
[3] Chen, Xi
[4] Xiong, Shuyun
[5] Yan, Jia
来源
Chen, X. (robertcx@whu.edu.cn) | 1600年 / Advanced Institute of Convergence Information Technology卷 / 06期
关键词
Data multiplexer - Hardware structures - High Speed - Reliability design - Reliability prediction - Satellite products - Single event upsets - Software flow diagrams;
D O I
10.4156/jdcta.vol6.issue11.25
中图分类号
学科分类号
摘要
To solve the problem that satellite product often has short life span and improve the life span of resource business satellite, many specific methods to improve the reliability of satellite product have been proposed. Taking satellite high-speed data multiplexer as an example, this paper shows the hardware structure and software flow diagram of high-speed data multiplexer. Using the methods of redundant design, derating design, thermal design, anti-radiation design and ESD protection which are the ideas of reliability design, some specific measures of reliability design are provided. By means of improving the reliability of the power module, differential data receiving module, SRAM cache module, differential data sending module of the Satellite high-speed data multiplexer, the reliability prediction result increases from 0.97326 to 0.98526. Through reliability design of hardware and software, the reliability prediction result of the satellite high-speed data multiplexer increases, this method of improving reliability can also be applied in other system of satellite product.
引用
下载
收藏
相关论文
共 50 条
  • [21] Design of high-speed clock and data recovery circuits
    Kok-Siang, Tan
    Sulaiman, Mohd-Shahiman
    Hean-Teik, Chuah
    Sachdev, Manoj
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2007, 52 (1-2) : 15 - 23
  • [22] Design of memory in high-speed data acquisition system
    Du, Guoliang
    Dian Zi Qi Jian/Journal of Electron Devices, 1996, 19 (04):
  • [23] HIGH-SPEED, HIGH-RELIABILITY CIRCUIT-DESIGN FOR MEGABIT DRAM
    GILLINGHAM, P
    FOSS, RC
    LINES, V
    SHIMOKURA, G
    WOJCICKI, T
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1991, 26 (08) : 1171 - 1175
  • [24] High-speed design
    不详
    MICROWAVES & RF, 1998, 37 (13) : 173 - 173
  • [25] Behavioral Model for a High-Speed 2: 1 Analog Multiplexer
    Schmidt, Christian
    Zielonka, Patrick
    Jungnickel, Volker
    Freund, Ronald
    Tannert, Tobias
    Groezing, Markus
    Berroth, Manfred
    Gerfers, Friedel
    2018 IEEE 61ST INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2018, : 1 - 4
  • [26] HIGH-SPEED ECL MULTIPLEXER IN BEAM LEAD, HYBRID TECHNOLOGY
    COUGHLIN, JB
    HUGHES, JB
    WATTS, RS
    SIEGERT, FW
    ELECTROCOMPONENT SCIENCE AND TECHNOLOGY, 1977, 4 (3-4): : 185 - 191
  • [27] Design Of High-speed Decoder For New High-Speed Bus
    Zhang Weigong
    Yang Bo
    Ding Rui
    Hu Yongqin
    INFORMATION TECHNOLOGY FOR MANUFACTURING SYSTEMS, PTS 1 AND 2, 2010, : 958 - 962
  • [28] A high-speed data processing technique for time-sequential satellite observation data
    Murata, Ken T.
    Watanabe, Hidenobu
    Yamamoto, Kazunori
    Kimura, Eizen
    Tanaka, Masahiro
    Tatebe, Osamu
    Ukawa, Kentaro
    Muranaga, Kazuya
    Suzuki, Yutaka
    Kojima, Hirotsugu
    IEICE COMMUNICATIONS EXPRESS, 2014, 3 (02): : 74 - 79
  • [29] Design of a LXI High-speed Parallel Data Acquisition System
    Shang Qinghua
    Guo Shufeng
    Yu Chunyu
    Zheng Dianshuang
    MATERIALS SCIENCE AND INFORMATION TECHNOLOGY, PTS 1-8, 2012, 433-440 : 7588 - +
  • [30] Design and Implementation of A High-Speed Sonar Data Transmission System
    Lin, Tingting
    Nie, Xingyang
    Xu, Wen
    OCEANS, 2012 - YEOSU, 2012,