Wirelength-driven fast placement algorithm for island style FPGAs

被引:0
|
作者
Department of Computer Science and Technology, Tsinghua University, Beijing 100084, China [1 ]
机构
来源
Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao | 2009年 / 9卷 / 1275-1282期
关键词
Efficiency - Field programmable gate arrays (FPGA) - Iterative methods - Costs - Temperature;
D O I
暂无
中图分类号
学科分类号
摘要
Traditional FPGA placement algorithms take much time, which decreases the FPGA physical design efficiency. In order to speed up the placement time and still keep the quality, a fast placement method for island-style FPGAs is proposed, which includes recursive bi-partition with terminal propagation consideration, minimum-cost flow initial placement and low temperature simulated annealing optimization. It applies iterative binary partitioning in each level considering the terminal propagation. For each partitioned region, minimum-cost flow algorithm is used to determine the initial placement. And then the simulated annealing algorithm with low temperature is used to improve the initial placement result. Experimental results show the efficiency and effectiveness of our algorithm.
引用
收藏
相关论文
共 50 条
  • [41] An architecture-driven metric for simultaneous placement and global routing for FPGAs
    Chang, YW
    Chang, YT
    37TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2000, 2000, : 567 - 572
  • [42] Timing driven placement reconfiguration for fault tolerance and yield enhancement in FPGAs
    Mathur, A
    Liu, CL
    EUROPEAN DESIGN & TEST CONFERENCE 1996 - ED&TC 96, PROCEEDINGS, 1996, : 165 - 169
  • [43] Timing-Driven Placement for FPGAs with Heterogeneous Architectures and Clock Constraints
    Lin, Zhifeng
    Xie, Yanyue
    Qian, Gang
    Chen, Jianli
    Wang, Sifei
    Yu, Jun
    Chang, Yao-Wen
    PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), 2021, : 1564 - 1569
  • [44] RippleFPGA: Routability-Driven Simultaneous Packing and Placement for Modern FPGAs
    Chen, Gengjie
    Pui, Chak-Wa
    Chow, Wing-Kai
    Lam, Ka-Chun
    Kuang, Jian
    Young, Evangeline F. Y.
    Yu, Bei
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2018, 37 (10) : 2022 - 2035
  • [45] HJ-hPl: Hierarchical Mixed-Size Placement Algorithm with Priori Wirelength Estimation
    Hao, Jie
    Peng, Silong
    PROCEEDINGS OF THE 9TH INTERNATIONAL CONFERENCE FOR YOUNG COMPUTER SCIENTISTS, VOLS 1-5, 2008, : 947 - 952
  • [46] A fast hierarchical quadratic placement algorithm
    Nam, GJ
    Reda, S
    Alpert, CJ
    Villarrubia, PG
    Kahng, AB
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2006, 25 (04) : 678 - 691
  • [47] TeSHoP : A Temperature Sensing based Hotspot-Driven Placement Technique for FPGAs
    Lu, Weina
    Hu, Yu
    Ye, Jing
    Li, Xiaowei
    2016 26TH INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS (FPL), 2016,
  • [48] RippleFPGA: A Routability-Driven Placement for Large-Scale Heterogeneous FPGAs
    Pui, Chak-Wa
    Chen, Gengjie
    Chow, Wing-Kai
    Lam, Ka-Chun
    Kuang, Jian
    Tu, Peishan
    Zhang, Hang
    Young, Evangeline F. Y.
    Yu, Bei
    2016 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2016,
  • [49] A timing-driven algorithm for leakage reduction in MTCMOS FPGAs
    Hassan, Hassan
    Anis, Mohab
    Elmasry, Mohamed
    PROCEEDINGS OF THE ASP-DAC 2007, 2007, : 678 - +
  • [50] A sea-of-gates style FPGA placement algorithm
    Roy, K
    Guan, BZ
    Sechen, C
    VLSI DESIGN, 1996, 4 (04) : 293 - 307