Wirelength-driven fast placement algorithm for island style FPGAs

被引:0
|
作者
Department of Computer Science and Technology, Tsinghua University, Beijing 100084, China [1 ]
机构
来源
Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao | 2009年 / 9卷 / 1275-1282期
关键词
Efficiency - Field programmable gate arrays (FPGA) - Iterative methods - Costs - Temperature;
D O I
暂无
中图分类号
学科分类号
摘要
Traditional FPGA placement algorithms take much time, which decreases the FPGA physical design efficiency. In order to speed up the placement time and still keep the quality, a fast placement method for island-style FPGAs is proposed, which includes recursive bi-partition with terminal propagation consideration, minimum-cost flow initial placement and low temperature simulated annealing optimization. It applies iterative binary partitioning in each level considering the terminal propagation. For each partitioned region, minimum-cost flow algorithm is used to determine the initial placement. And then the simulated annealing algorithm with low temperature is used to improve the initial placement result. Experimental results show the efficiency and effectiveness of our algorithm.
引用
收藏
相关论文
共 50 条
  • [31] A efficient placement and global routing algorithm for hierarchical FPGAs
    Tang, JJ
    Wang, PT
    ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL IV: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 729 - 732
  • [32] PHetDP: A Placement Algorithm for Heterogeneous FPGAs with Delayed Packing
    Sharbani Purkayastha
    Shyamapada Mukherjee
    Circuits, Systems, and Signal Processing, 2023, 42 : 801 - 827
  • [33] PHetDP: A Placement Algorithm for Heterogeneous FPGAs with Delayed Packing
    Purkayastha, Sharbani
    Mukherjee, Shyamapada
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2023, 42 (02) : 801 - 827
  • [34] Enhanced Placement Algorithm for FPGAs using Sparse Circuit
    Tavassoli, Bahman
    Mohammadi, Farah
    Raahemifar, Kaamran
    2015 IEEE 28TH CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING (CCECE), 2015, : 87 - 91
  • [35] Scalable and Deterministic Timing-Driven Parallel Placement for FPGAs
    Wang, Chris
    Lemieux, Guy G. F.
    FPGA 11: PROCEEDINGS OF THE 2011 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD PROGRAMMABLE GATE ARRAYS, 2011, : 153 - 162
  • [36] A Flat Timing-Driven Placement Flow for Modern FPGAs
    Martin, Timothy
    Maarouf, Dani
    Abuowaimer, Ziad
    Alhyari, Abeer
    Grewal, Gary
    Areibi, Shawki
    PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2019,
  • [37] Wirelength driven I/O buffer placement for Flip-chip with timing-constrained
    Liu, Nan
    Liu, Shiyu
    Yoshimura, Takeshi
    2012 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS), 2012, : 631 - 634
  • [38] A simultaneous placement and global routing algorithm for FPGAS with power optimization
    Togawa, N
    Ukai, K
    Yanagisawa, M
    Ohtsuki, T
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 1999, 9 (1-2) : 99 - 112
  • [39] Markov Clustering-Based Placement Algorithm for Hierarchical FPGAs
    戴晖
    周强
    边计年
    Tsinghua Science and Technology, 2011, 16 (01) : 62 - 68
  • [40] A simultaneous placement and global routing algorithm for FPGAs with power optimization
    Togawa, N
    Ukai, K
    Yanagisawa, M
    Ohtsuki, T
    APCCAS '98 - IEEE ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS: MICROELECTRONICS AND INTEGRATING SYSTEMS, 1998, : 125 - 128