Novel Census Transform Hardware IP

被引：0
|
作者：
Reghunath, Anish [1 ]
Mody, Mihir [1 ]
Sanghvi, Hetul [1 ]
Ankur [1 ]
机构：
[1] Texas Instruments Inc, Embedded Processor Business
来源：
Proceedings of the IEEE International Conference on VLSI Design | 2021年 / 2021-February卷
关键词：
722 Computer Systems and Equipment - 723.5 Computer Applications - 741.1 Light/Optics - 741.2 Vision;
D O I：
9407429
中图分类号：
学科分类号：
摘要：
Computer vision
引用
收藏
页码：13 / 16
相关论文
共 50 条
  • [21] Artificial Neuron Hardware IP Verification
    Teo, Sje Yin
    Ong, Soon Ee
    2020 IEEE 29TH ASIAN TEST SYMPOSIUM (ATS), 2020, : 82 - 83
  • [22] Hardware-Supported Patching of Security Bugs in Hardware IP Blocks
    Liu, Wei-Kai
    Tan, Benjamin
    Fung, Jason M.
    Karri, Ramesh
    Chakrabarty, Krishnendu
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2023, 42 (01) : 54 - 67
  • [23] An SRAM-based novel hardware architecture for longest prefix matching for IP route lookup
    Sanchita Saha Ray
    Surajeet Ghosh
    Bhaskar Sardar
    Photonic Network Communications, 2016, 32 : 359 - 371
  • [24] An SRAM-based novel hardware architecture for longest prefix matching for IP route lookup
    Ray, Sanchita Saha
    Ghosh, Surajeet
    Sardar, Bhaskar
    PHOTONIC NETWORK COMMUNICATIONS, 2016, 32 (03) : 359 - 371
  • [25] HARDWARE REALIZATION OF A FERMAT NUMBER TRANSFORM
    MCCLELLAN, JH
    IEEE TRANSACTIONS ON ACOUSTICS SPEECH AND SIGNAL PROCESSING, 1976, 24 (03): : 216 - 225
  • [26] On the performance of a hardware implementation of the wavelet transform
    Walker, SL
    Foo, SY
    Petrone, J
    PROCEEDINGS OF THE 35TH SOUTHEASTERN SYMPOSIUM ON SYSTEM THEORY, 2003, : 397 - 399
  • [27] Improved Hardware Hough Transform implementation
    Kowalski, Pawel
    Smyk, Robert
    PRZEGLAD ELEKTROTECHNICZNY, 2023, 99 (03): : 205 - 208
  • [28] Hardware Implementation of the Hirschman Optimal Transform
    Mookherjee, Soumak
    DeBrunner, Linda S.
    DeBrunner, Victor
    2012 CONFERENCE RECORD OF THE FORTY SIXTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS AND COMPUTERS (ASILOMAR), 2012, : 1448 - 1451
  • [29] Hardware Implementation of IP Packet Filtering in FPGA
    Cholakoska, Ana
    Efnusheva, Danijela
    Kalendar, Marija
    PROCEEDINGS OF THE 7TH INTERNATIONAL CONFERENCE ON APPLIED INNOVATIONS IN IT, VOL 7, ISSUE 1, 2019, 7 (01): : 23 - 29
  • [30] Implementation of hardware IP in a System Level Environment
    Blanchard, Yves
    PROCEEDINGS OF THE 2009 INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING SYSTEMS, 2009, : 182 - 186
12345