High-Precision Built-In Phase Noise Measurement Circuit With a Hybrid ΔΣ Time-to-Digital Converter for SoC Clocking Applications

被引：0

作者：

Choi, Jihun ^{[1
]}

Na, Sangwook ^{[1
]}

Kim, Hojin ^{[2
]}

Roh, Hyungdong ^{[2
]}

Cho, Youngjae ^{[2
]}

Choi, Michael ^{[2
]}

Choo, Min-Seong ^{[1
]}

Roh, Jeongjin ^{[1
]}

机构：

[1] Hanyang University, Department of Electrical Engineering, Ansan,15588, Korea, Republic of

[2] Samsung Electronics, Foundry IP Development Team, Hwaseong,18448, Korea, Republic of

来源：

IEEE Transactions on Circuits and Systems II: Express Briefs | 2024年 / 71卷 / 11期

关键词：

Compendex;

D O I：

10.1109/TCSII.2024.3435434

中图分类号：

学科分类号：

摘要：

Bandpass filters - Clocks - CMOS integrated circuits - Continuous time systems - Frequency converters - Locks (fasteners) - Operational amplifiers - Phase comparators - Phase locked loops - Phase noise - System-on-chip - Timing circuits - Timing jitter

引用

页码：4613 / 4617

共 50 条

[41] HIGH-PRECISION DEFORMATION MEASUREMENT BY DIGITAL PHASE-SHIFTING HOLOGRAPHIC-INTERFEROMETRY
CHANG, M
HU, CP
LAM, P
WYANT, JC
APPLIED OPTICS, 1985, 24 (22): : 3780 - 3783
[42] Fine-time measurement circuit based on 180° phase-shifted clock sampling in time-to-digital converters
Zhang, Yu
Wang, Jianli
Zhao, Jufeng
Cui, Guangmang
REVIEW OF SCIENTIFIC INSTRUMENTS, 2019, 90 (07):
[43] Implementation of a high precision multi-measurement time-to-digital convertor on a Kintex-7 FPGA
Kuang, Jie
Wang, Yonggang
Cao, Qiang
Liu, Chong
NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION A-ACCELERATORS SPECTROMETERS DETECTORS AND ASSOCIATED EQUIPMENT, 2018, 891 : 37 - 41
[44] Access time measurement of 64-kb Josephson-CMOS hybrid memories using SFQ time-to-digital converter
Okamoto, Yuji
Jin, Hyunjoo
Yaguchi, Kenta
Yamanashi, Yuki
Yoshikawa, Nobuyuki
IEICE ELECTRONICS EXPRESS, 2010, 7 (04): : 320 - 325
[45] Measurement of phase noise in high-precision oscillator using PLL-type frequency multiplier
Sakuta, Y
Mino, H
Sekine, Y
ELECTRONICS AND COMMUNICATIONS IN JAPAN PART II-ELECTRONICS, 2001, 84 (08): : 64 - 70
[46] A 0.65-1.35 GHz synthesizable all-digital phase locked loop with quantization noise suppressing time-to-digital converter
Balcioglu, Yalcin
Dundar, Gunhan
TURKISH JOURNAL OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCES, 2017, 25 (03) : 2410 - 2423
[47] A 2.1-to-2.8-GHz Low-Phase-Noise All-Digital Frequency Synthesizer With a Time-Windowed Time-to-Digital Converter
Tokairin, Takashi
Okada, Mitsuji
Kitsunezuka, Masaki
Maeda, Tadashi
Fukaishi, Muneo
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2010, 45 (12) : 2582 - 2590
[48] A High-Precision Time Interval Measurement Method Using Phase-Estimation Algorithm
Zhu, Xiangwei
Sun, Guangfu
Yong, Shaowei
Zhuang, Zhaowen
IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2008, 57 (11) : 2670 - 2676
[49] Time-to-digital converter with vernier delay mismatch compensation for high resolution on-die clock jitter measurement
Hashimoto, Tetsutaro
Yamazaki, Hirotaka
Muramatsu, Atsushi
Sato, Tomio
Inoue, Atsuki
2008 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2008, : 166 - 167
[50] Time-to-digital converter with vernier delay mismatch compensation for high resolution on-die clock jitter measurement
Hashimoto, Tetsutaro
Yamazaki, Hirotaka
Muramatsu, Atsushi
Sato, Tomio
Inoue, Atsuki
2008 IEEE SYMPOSIUM ON VLSI CIRCUITS, 2008, : 129 - 130

← 1 2 3 4 5 →