High-Precision Built-In Phase Noise Measurement Circuit With a Hybrid ΔΣ Time-to-Digital Converter for SoC Clocking Applications

被引：0

作者：

Choi, Jihun ^{[1
]}

Na, Sangwook ^{[1
]}

Kim, Hojin ^{[2
]}

Roh, Hyungdong ^{[2
]}

Cho, Youngjae ^{[2
]}

Choi, Michael ^{[2
]}

Choo, Min-Seong ^{[1
]}

Roh, Jeongjin ^{[1
]}

机构：

[1] Hanyang University, Department of Electrical Engineering, Ansan,15588, Korea, Republic of

[2] Samsung Electronics, Foundry IP Development Team, Hwaseong,18448, Korea, Republic of

来源：

IEEE Transactions on Circuits and Systems II: Express Briefs | 2024年 / 71卷 / 11期

关键词：

Compendex;

D O I：

10.1109/TCSII.2024.3435434

中图分类号：

学科分类号：

摘要：

Bandpass filters - Clocks - CMOS integrated circuits - Continuous time systems - Frequency converters - Locks (fasteners) - Operational amplifiers - Phase comparators - Phase locked loops - Phase noise - System-on-chip - Timing circuits - Timing jitter

引用

页码：4613 / 4617

共 50 条

[1] An all-digital high-precision built-in delay time measurement circuit
Tsai, Ming-Chien
Cheng, Ching-Hwa
Yang, Chiou-Mao
[J]. 26TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2008, : 249 - 254
[2] High-precision Time-to-Digital Converter in a FPGA device
Aloisio, A.
Branchini, P.
Giordano, R.
Izzo, V.
Loffredo, S.
[J]. 2009 16TH IEEE-NPSS REAL TIME CONFERENCE, 2009, : 283 - +
[3] High-precision Time-to-Digital Converter in a FPGA device
Aloisio, A.
Branchini, P.
Giordano, R.
Izzo, V.
Loffredo, S.
[J]. 2009 IEEE NUCLEAR SCIENCE SYMPOSIUM CONFERENCE RECORD, VOLS 1-5, 2009, : 290 - +
[4] A Full-Synthesizable High-Precision Built-In Delay Time Measurement Circuit
Tsai, Ming-Chien
Cheng, Ching-Hwa
[J]. PROCEEDINGS OF THE ASP-DAC 2009: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2009, 2009, : 123 - 124
[5] A high-precision time-to-digital converter for pulsed time-of-flight laser radar applications
Määttä, K
Kostamovaara, J
[J]. IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 1998, 47 (02) : 521 - 536
[6] A high-precision coarse-fine time-to-digital converter with the analog-digital hybrid interpolation
Deng, Wenjing
Zhou, Wei
Sun, Xiangming
Gao, Chaosong
Guo, Di
Huang, Guangming
[J]. IEICE ELECTRONICS EXPRESS, 2019, 16 (04): : 1 - 9
[7] High-Precision Time Interval Measurement Method Based on Sliding Scaled Time-to-Digital Conversion Circuit
Wu, Jin
Zhong, Ruiming
Sui, Yuanfeng
Zhao, Yang
Wan, Chenggong
Zheng, Lixia
[J]. IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2022, 71
[8] Digital on-chip measurement circuit for built-in phase noise testing
David-Grignot, S.
Azais, F.
Latorre, L.
Lefevre, F.
[J]. PROCEEDINGS OF THE 2015 IEEE 20TH INTERNATIONAL MIXED-SIGNAL TESTING WORKSHOP (IMSTW), 2015,
[9] A high-precision time-to-digital converter using a two-level conversion scheme
Hwang, CS
Chen, P
Tsao, HW
[J]. 2003 IEEE NUCLEAR SCIENCE SYMPOSIUM, CONFERENCE RECORD, VOLS 1-5, 2004, : 174 - 176
[10] A high-precision time-to-digital converter using a two-level conversion scheme
Hwang, CS
Chen, P
Tsao, HW
[J]. IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2004, 51 (04) : 1349 - 1352

← 1 2 3 4 5 →