共 50 条
- [21] Fast hardware of Booth-Barrett's modular multiplication for efficient cryptosystems COMPUTER AND INFORMATION SCIENCES - ISCIS 2003, 2003, 2869 : 27 - 34
- [22] An area-efficient design for modular inversion in GF(2m) 2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, 2006, : 1496 - +
- [24] Area-Efficient Modular Reduction Structure and Memory Access Scheme for NTT 2021 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2021,
- [26] AEKA: FPGA Implementation of Area-Efficient Karatsuba Accelerator for Ring-Binary-LWE-based Lightweight PQC 2023 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE TECHNOLOGY, ICFPT, 2023, : 6 - 6
- [30] Design of RSA crypto-coprocessor based on the Barrett's modular multiplication algorithm Xi Tong Cheng Yu Dian Zi Ji Shu/Syst Eng Electron, 2006, 6 (830-833):