Design space exploration of neural network accelerator based on transfer learning

被引:0
|
作者
Wu Y. [1 ]
Zhi T. [2 ]
Song X. [2 ]
Li X. [1 ]
机构
[1] School of Computer Science, University of Science and Technology of China, Hefei
[2] State Key Lab of Processors, Institute of Computing Technology, Chinese Academy of Sciences, Beijing
基金
中国国家自然科学基金;
关键词
design space exploration (DSE); multi-task learning; neural network accelerator; transfer learning;
D O I
10.3772/j.issn.1006-6748.2023.04.009
中图分类号
学科分类号
摘要
With the increasing demand of computational power in artificial intelligence (AI) algorithms, dedicated accelerators have become a necessity. However, the complexity of hardware architectures, vast design search space, and complex tasks of accelerators have posed significant challenges. Traditional search methods can become prohibitively slow if the search space continues to be expanded. A design space exploration (DSE) method is proposed based on transfer learning, which reduces the time for repeated training and uses multi-task models for different tasks on the same processor. The proposed method accurately predicts the latency and energy consumption associated with neural network accelerator design parameters, enabling faster identification of optimal outcomes compared with traditional methods. And compared with other DSE methods by using multilayer perceptron (MLP), the required training time is shorter. Comparative experiments with other methods demonstrate that the proposed method improves the efficiency of DSE without compromising the accuracy of the results. © 2023 Inst. of Scientific and Technical Information of China. All rights reserved.
引用
收藏
页码:416 / 426
页数:10
相关论文
共 50 条
  • [41] A transfer learning based artificial neural network in geometrical design of textured surfaces for tribological applications
    Mousavirad, Seyed Jalaleddin
    Rahmani, Ramin
    Dolatabadi, Nader
    SURFACE TOPOGRAPHY-METROLOGY AND PROPERTIES, 2023, 11 (02):
  • [42] Latin Hypercube Initialization Strategy for Design Space Exploration of Deep Neural Network Architectures
    Medeiros, Heitor R.
    Izidio, Diogo M. F.
    Ferreira, Antonyus P. do A.
    Barros, Edna N. da S.
    PROCEEDINGS OF THE 2019 GENETIC AND EVOLUTIONARY COMPUTATION CONFERENCE COMPANION (GECCCO'19 COMPANION), 2019, : 295 - 296
  • [43] Neural network design methodology based on evolutionary learning
    Department of Electrical Engineering, I-Shou University, 1, sec 1, Shueh-Cheng Rd., Ta-Shu Hsiang, Kaohsiung County 840, Taiwan
    WSEAS Trans. Circuits Syst., 2006, 8 (1304-1310):
  • [44] Efficient Design Space Exploration by Knowledge Transfer
    Li, Dandan
    Wang, Senzhang
    Yao, Shuzhen
    Liu, Yu-Hang
    Cheng, Yuanqi
    Sun, Xian-He
    2016 INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS (CODES+ISSS), 2016,
  • [45] Convolutional Neural Network (CNN) Accelerator Chip Design
    Ma, Xinran
    Zhao, Ruiyong
    Zhou, Jianyang
    PROCEEDINGS OF 2019 IEEE 13TH INTERNATIONAL CONFERENCE ON ANTI-COUNTERFEITING, SECURITY, AND IDENTIFICATION (IEEE-ASID'2019), 2019, : 211 - 215
  • [46] Accelerator Design for Vector Quantized Convolutional Neural Network
    Wu, Yi-Heng
    Lee, Heng
    Lin, Yu Sheng
    Chien, Shao-Yi
    2019 IEEE INTERNATIONAL CONFERENCE ON ARTIFICIAL INTELLIGENCE CIRCUITS AND SYSTEMS (AICAS 2019), 2019, : 46 - 50
  • [47] Deep Neural Network Accelerator based on FPGA
    Thang Viet Huynh
    2017 4TH NAFOSTED CONFERENCE ON INFORMATION AND COMPUTER SCIENCE (NICS), 2017, : 254 - 257
  • [48] A Convolutional Neural Network Accelerator Based on NVDLA
    Zhao, Kangjin
    Wang, Jing
    Zang, Di
    5TH INTERNATIONAL CONFERENCE ON ALGORITHMS, COMPUTING AND SYSTEMS, ICACS 2021, 2021, : 43 - 47
  • [49] Design Space Exploration of Heterogeneous-Accelerator SoCs with Hyperparameter Optimization
    Cong, Thanh
    Charot, Francois
    2021 26TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2021, : 338 - 343
  • [50] Design and Application Space Exploration of a Domain-Specific Accelerator System
    Feng, Fan
    Li, Li
    Wang, Kun
    Fu, Yuxiang
    He, Guoqiang
    Pan, Hongbing
    ELECTRONICS, 2018, 7 (04)