共 50 条
- [31] Next Generation Three-Dimensional Geologic Modeling and Inversion BUILDING EXPLORATION CAPABILITY FOR THE 21ST CENTURY, 2014, (18): : 261 - 272
- [32] Efficient Metal Inter-Layer Via Utilization Strategies for Three-dimensional Integrated Circuits 2020 IEEE 33RD INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2020, : 195 - 200
- [35] Monolithic Three-Dimensional Integrated Circuits: Process and Design Implications INTERNATIONAL SYMPOSIUM ON FUNCTIONAL DIVERSIFICATION OF SEMICONDUCTOR ELECTRONICS 2 (MORE-THAN-MOORE 2), 2014, 61 (06): : 3 - 10
- [36] A Floorplanning Algorithm for Novel Three-dimensional Nano Integrated Circuits 53RD IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 857 - 860
- [37] "Green" On-chip Inductors in Three-Dimensional Integrated Circuits 2014 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2014, : 572 - 577
- [38] Integration schemes and enabling technologies for three-dimensional integrated circuits IET COMPUTERS AND DIGITAL TECHNIQUES, 2011, 5 (03): : 160 - 168
- [39] Architectural Benefits and Design Challenges for Three-dimensional Integrated Circuits PROCEEDINGS OF THE 2010 IEEE ASIA PACIFIC CONFERENCE ON CIRCUIT AND SYSTEM (APCCAS), 2010, : 540 - 543
- [40] Routing Complexity Minimization of Monolithic Three-Dimensional Integrated Circuits PROCEEDINGS OF THE 2019 20TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2019, : 329 - 334