Voltage island-driven multilevel floorplanning optimization algorithm

被引：1
|
作者：
Department of Information Science and Engineering, Ningbo Univ., Ningbo [1 ]
315211, China
不详 [2 ]
315212, China
机构：
来源：
Xi'an Dianzi Keji Daxue Xuebao | / 6卷 / 184-190期
关键词：
Compendex;
D O I：
10.3969/j.issn.1001-2400.2015.06.031
中图分类号：
学科分类号：
摘要：
Integer programming
引用
收藏
相关论文
共 50 条
  • [41] A nature inspired optimization algorithm for VLSI fixed-outline floorplanning
    M. Shunmugathammal
    C. Christopher Columbus
    S. Anand
    Analog Integrated Circuits and Signal Processing, 2020, 103 : 173 - 186
  • [42] Island bat algorithm for optimization
    Al-Betar, Mohammed Azmi
    Awadallah, Mohammed A.
    EXPERT SYSTEMS WITH APPLICATIONS, 2018, 107 : 126 - 145
  • [43] Multi-supply voltage (MSV) driven SoC floorplanning for fast design convergence
    Chu, Zhufei
    Xia, Yinshui
    Wang, Lunyao
    INTEGRATION-THE VLSI JOURNAL, 2016, 52 : 335 - 346
  • [44] Improved algorithm for multilevel logic optimization
    Lu, Z.W.
    Lin, Z.H.
    Zhang, L.
    2001, Shanghai Jiao Tong University (35):
  • [45] MULTILEVEL DICHOTOMY ALGORITHM IN GLOBAL OPTIMIZATION
    KOROTKICH, VV
    LECTURE NOTES IN CONTROL AND INFORMATION SCIENCES, 1990, 143 : 161 - 169
  • [46] IMF: Interconnect-driven multilevel floorplanning for large-scale building-module designs
    Chen, TC
    Chang, YW
    Lin, SC
    ICCAD-2005: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, 2005, : 159 - 164
  • [47] A Fast Generalized Multilevel Voltage SVPWM Algorithm Based on Voltage Decomposition
    Yang, Rongfeng
    Wang, Gaoling
    Yu, Yong
    Xu, Dianguo
    Xu, Zhuang
    ICIEA 2010: PROCEEDINGS OF THE 5TH IEEE CONFERENCE ON INDUSTRIAL ELECTRONICS AND APPLICATIONS, VOL 3, 2010, : 55 - 59
  • [48] A thermal aware floorplanning algorithm supporting voltage islands for low power SOC design
    Cai, YC
    Liu, B
    Zhou, Q
    Hong, XL
    INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2005, 3728 : 257 - 266
  • [49] Performance Driven VLSI Floorplanning with B*Tree Representation Using Differential Evolutionary Algorithm
    Rani, D. Gracia Nirmala
    Rajaram, S.
    TRENDS IN NETWORKS AND COMMUNICATIONS, 2011, 197 : 445 - 456
  • [50] A novel ant colony optimization based temperature-aware floorplanning algorithm
    Luo, Rong
    Sun, Peng
    ICNC 2007: THIRD INTERNATIONAL CONFERENCE ON NATURAL COMPUTATION, VOL 4, PROCEEDINGS, 2007, : 751 - +
12345