Data reuse driven memory and network-on-chip co-synthesis

被引：0
|
作者：
Issenin, Ilya [1 ]
Dutt, Nikil [1 ]
机构：
[1] University of California, Irvine,CA,92697, United States
来源：
IFIP Advances in Information and Communication Technology | 2007年 / 231卷
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：299 / 312
相关论文
共 50 条
  • [1] Data reuse driven memory and network-on.-chip co-synthesis
    Issenin, Ilya
    Dutt, Nikil
    [J]. EMBEDDED SYSTEM DESIGN: TOPICS, TECHNIQUES AND TRENDS, 2007, 231 : 299 - +
  • [2] An Architectural Co-Synthesis Algorithm for Energy-Aware Network-on-Chip Design
    Hung, Wei-Hsuan
    Chen, Yi-Jung
    Yang, Chia-Lin
    Chang, Yen-Sheng
    Su, Alan P.
    [J]. APPLIED COMPUTING 2007, VOL 1 AND 2, 2007, : 680 - +
  • [3] An architectural co-synthesis algorithm for energy-aware Network-on-Chip design
    Chen, Yi-Jung
    Yang, Chia-Lin
    Chang, Yen-Sheng
    [J]. JOURNAL OF SYSTEMS ARCHITECTURE, 2009, 55 (5-6) : 299 - 309
  • [4] Co-synthesis of custom on-chip bus and memory for MPSoC architectures
    Pandey, Sujan
    Genz, Christian
    Drechsler, Rolf
    [J]. VLSI-SOC 2007: PROCEEDINGS OF THE 2007 IFIP WG 10.5 INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION, 2007, : 304 - +
  • [5] Floorplanning Driven Network-on-Chip Synthesis for 3-D SoCs
    Zhong, Wei
    Chen, Song
    Ma, Fei
    Yoshimura, Takeshi
    Goto, Satoshi
    [J]. 2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2011, : 1203 - 1206
  • [6] Network-on-Chip design and synthesis outlook
    Atienza, David
    Angiolini, Federico
    Murali, Srinivasan
    Pullini, Antonio
    Benini, Luca
    De Micheli, Giovanni
    [J]. INTEGRATION-THE VLSI JOURNAL, 2008, 41 (03) : 340 - 359
  • [7] <bold>Co-Synthesis of a Configurable SoC Platform based on a Network on Chip Architecture</bold>
    Véstias, Mário P.
    Neto, Horácio C.
    [J]. ASP-DAC 2006: 11TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, 2006, : 48 - 53
  • [8] Hardware/software co-synthesis with memory hierarchies
    Li, YB
    Wolf, WH
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1999, 18 (10) : 1405 - 1417
  • [9] Hardware/software co-synthesis with memory hierarchies
    Li, YB
    Wolf, W
    [J]. 1998 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN: DIGEST OF TECHNICAL PAPERS, 1998, : 430 - 436
  • [10] Reducing test time with processor reuse in network-on-chip based systems
    Amory, AM
    Cota, E
    Lubaszewski, M
    Moraes, FG
    [J]. SBCCI2004:17TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2004, : 111 - 116
12345