Data reuse driven memory and network-on-chip co-synthesis

被引：0
|
作者：
Issenin, Ilya [1 ]
Dutt, Nikil [1 ]
机构：
[1] University of California, Irvine,CA,92697, United States
来源：
IFIP Advances in Information and Communication Technology | 2007年 / 231卷
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：299 / 312
相关论文
共 50 条
  • [21] DDRNoC: Dual Data-Rate Network-on-Chip
    Ejaz, Ahsen
    Papaefstathiou, Vassilios
    Sourdis, Ioannis
    ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2018, 15 (02)
  • [22] Integrated CUDA-to-FPGA Synthesis with Network-on-Chip
    Gurumani, Swathi T.
    Tolar, Jacob
    Chen, Yao
    Liang, Yun
    Rupnow, Kyle
    Chen, Deming
    2014 IEEE 22ND ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM 2014), 2014, : 21 - 24
  • [23] PM-COSYN: PE and Memory Co-Synthesis for MPSoCs
    Chen, Yi-Jung
    Yang, Chia-Lin
    Wang, Po-Han
    2010 DESIGN, AUTOMATION & TEST IN EUROPE (DATE 2010), 2010, : 1590 - 1595
  • [24] Automatic on-chip memory minimization for data reuse
    Liu, Qiang
    Constantinides, George A.
    Masselos, Konstantinos
    Cheung, Peter Y. K.
    FCCM 2007: 15TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2007, : 251 - +
  • [25] Machine learning-driven performance assessment of network-on-chip architectures
    Patra, Ramapati
    Maji, Prasenjit
    Srivastava, Dipti Sakshi
    Mondal, Hemanta Kumar
    JOURNAL OF SUPERCOMPUTING, 2024, 80 (16): : 24483 - 24519
  • [26] Application driven network-on-chip architecture exploration & refinement for a complex SoC
    Jean-Jacques Lecler
    Gilles Baillieu
    Design Automation for Embedded Systems, 2011, 15 : 133 - 158
  • [27] Application driven network-on-chip architecture exploration & refinement for a complex SoC
    Lecler, Jean-Jacques
    Baillieu, Gilles
    DESIGN AUTOMATION FOR EMBEDDED SYSTEMS, 2011, 15 (02) : 133 - 158
  • [28] Efficient modeling and synthesis of on-chip communication protocols for network-on-chip design
    Siegmund, R
    Müller, D
    PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V: BIO-MEDICAL CIRCUITS & SYSTEMS, VLSI SYSTEMS & APPLICATIONS, NEURAL NETWORKS & SYSTEMS, 2003, : 81 - 84
  • [29] Co-Design and Abstraction of a Network-on-Chip Using Deterministic Network Calculus
    de Dinechin, Benoit Dupont
    2018 TWELFTH IEEE/ACM INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP (NOCS), 2018,
  • [30] Prefetching Across a Shared Memory Tree within a Network-on-Chip Architecture
    Garside, Jamie
    Audsley, Neil C.
    INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP (SOC), 2013,
12345