共 50 条
- [31] Automatic Generation of RTL Connectivity Checkers from SystemC TLM and IP-XACT Descriptions 2016 2ND IEEE NORDIC CIRCUITS AND SYSTEMS CONFERENCE (NORCAS), 2016,
- [32] A high-level methodology for automatically generating dynamic partially reconfigurable systems using IP-XACT and the UML MARTE profile Design Automation for Embedded Systems, 2012, 16 : 93 - 128
- [33] Low Power Methodology for Wishbone Compatible IP cores based SoC design 2017 SEMINAR ON DETECTION SYSTEMS ARCHITECTURES AND TECHNOLOGIES (DAT), 2017,
- [34] Design of the Test Architecture for IP Cores on SoC Based on IEEE 1500 Standard INFORMATION AND BUSINESS INTELLIGENCE, PT I, 2012, 267 : 86 - 94
- [35] A Configurable Test Infrastructure using a Mixed-Language and Mixed-Level IP Integration IP-XACT Flow CODES+ISSS'12:PROCEEDINGS OF THE TENTH ACM INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE-CODESIGN AND SYSTEM SYNTHESIS, 2012, : 521 - 527
- [36] A hierarchical interface design methodology and models for SoC IP integration 2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, PROCEEDINGS, 2002, : 360 - 363
- [37] A system level IP integration methodology for fast SOC design INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP, PROCEEDINGS, 2003, : 127 - 130
- [38] A fast IP-core integration methodology for SoC design 16TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, SBCCI 2003, PROCEEDINGS, 2003, : 131 - 136
- [39] A UML Frontend for IP-XACT-based IP Management DATE: 2009 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2009, : 238 - 243
- [40] FPGA Verification Methodology for SiSoC Based SoC Design 2011 INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2011,