Experimental characterization of CMOS interconnect open defects

被引：0
|
作者：
IEEE [1 ]
不详 [2 ]
机构：
来源：
IEEE Trans Comput Aided Des Integr Circuits Syst | 1600年 / 1卷 / 123-136期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
Defects
引用
收藏
相关论文
共 50 条
  • [41] Carbon Nanotube Enhanced CMOS Interconnect
    Li, Suwen
    Zhou, Changjian
    Raju, Salahuddin
    Chan, Mansun
    7TH IEEE INTERNATIONAL NANOELECTRONICS CONFERENCE (INEC) 2016, 2016,
  • [42] CMOS INTERCONNECT MODELING FOR TIMING ANALYSIS
    KRESS, R
    MELCHER, E
    HARTENSTEIN, R
    DANA, M
    MICROPROCESSING AND MICROPROGRAMMING, 1993, 37 (1-5): : 7 - 10
  • [43] CMOS buffer tapering with interconnect capacitances
    Blair, GM
    ELECTRONICS LETTERS, 1996, 32 (21) : 1984 - 1985
  • [44] CMOS Image sensor characterization experimental setup
    Avignon, Thierry
    Perrin, Baptiste
    Augereau, Jean
    Moreau, Julien
    Jacubowiez, Lionel
    EDUCATION AND TRAINING IN OPTICS AND PHOTONICS: ETOP 2015, 2015, 9793
  • [45] Effectiveness of Low-Voltage Testing to Detect Interconnect Open Defects Under Process Variations
    Moreno, Jesus
    Renovell, Michel
    Champac, Victor
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2016, 24 (01) : 378 - 382
  • [46] On the Effects of Intra-Gate Resistive Open Defects in Gates at Nanoscaled CMOS
    Rajderkar, Nachiket
    Ottavi, Marco
    Pontarelli, Salvatore
    Han, Jie
    Lombardi, Fabrizio
    2011 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI AND NANOTECHNOLOGY SYSTEMS (DFT), 2011, : 309 - 315
  • [47] CMOS and interconnect reliability - Breakdown in thin oxides
    Niwa, M.
    Preussger, A.
    Technical Digest - International Electron Devices Meeting, 2000,
  • [48] Research on CMOS interconnect technologies in the Grenoble area
    Brillouët, M
    ADVANCED METALLIZATION CONFERENCE 2004 (AMC 2004), 2004, : 15 - 26
  • [49] Interconnect strategies for deep submicron CMOS manufacture
    Mark, C
    Rose, K
    2000 IEEE/SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE AND WORKSHOP, 2000, : 413 - 418
  • [50] Toward an interconnect programmable cmos substrate for MCMS
    Fraile, M
    Martínez, R
    Terés, L
    CAS: 2002 INTERNATIONAL SEMICONDUCTOR CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2001, : 313 - 316
12345