Experimental characterization of CMOS interconnect open defects

被引：0
|
作者：
IEEE [1 ]
不详 [2 ]
机构：
来源：
IEEE Trans Comput Aided Des Integr Circuits Syst | 1600年 / 1卷 / 123-136期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
Defects
引用
收藏
相关论文
共 50 条
  • [1] Experimental characterization of CMOS interconnect open defects
    Arumi, Daniel
    Rodriguez-Montanes, Rosa
    Figueras, Joan
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2008, 27 (01) : 123 - 136
  • [2] Localization and Electrical Characterization of Interconnect Open Defects
    Rodriguez-Montanes, Rosa
    Arumi, Daniel
    Figueras, Joan
    Beverloo, Willem
    de Vries, Dirk K.
    Eichenberger, Stefan
    Volf, Paul A. J.
    IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2010, 23 (01) : 65 - 76
  • [3] Diagnosis of open defects in FPGA interconnect
    Tahoori, MB
    2002 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), PROCEEDINGS, 2002, : 328 - 331
  • [4] CMOS standard cells characterization for open defects for test pattern generation
    Wielgus, Andrzej
    Pleskacz, Witold
    ELECTRON TECHNOLOGY CONFERENCE 2016, 2016, 10175
  • [5] Full open defects in nanometric CMOS
    Arumi, D.
    Rodriguez-Montanes, R.
    Figueras, J.
    Eichenberger, S.
    Hora, C.
    Kruseman, B.
    26TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2008, : 119 - +
  • [6] Automatic test pattern generation for interconnect open defects
    Spinner, Stefan
    Polian, Ilia
    Engelke, Piet
    Becker, Bernd
    Keim, Martin
    Cheng, Wu-Tung
    26TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2008, : 181 - +
  • [7] Technique for logic fault diagnosis of interconnect open defects
    Venkataraman, Srikanth
    Drummonds, Scott B.
    Proceedings of the IEEE VLSI Test Symposium, 2000, : 313 - 318
  • [8] Gate Leakage Impact on Full Open Defects in Interconnect Lines
    Arumi, Daniel
    Rodriguez-Montanes, Rosa
    Figueras, Joan
    Eichenberger, Stefan
    Hora, Camelia
    Kruseman, Bram
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2011, 19 (12) : 2209 - 2220
  • [9] Modeling Open Defects in Nanometric Scale CMOS
    Hariharan, Anant Narayan
    Pontarelli, Salvatore
    Ottavi, Marco
    Lombardi, Fabrizio
    2010 IEEE 25TH INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS (DFT 2010), 2010, : 249 - 257
  • [10] Open defects in CMOS RAM address decoders
    Sachdev, M
    IEEE DESIGN & TEST OF COMPUTERS, 1997, 14 (02): : 26 - 33
12345