A pipelined multi-core mips machine: Hardware implementation and correctness proof

被引:0
|
作者
Kovalev, Mikhail [1 ]
Müller, Silvia M. [2 ]
Paul, Wolfgang J. [1 ]
机构
[1] Saarland University, Saarbrücken, Germany
[2] IBM-Labor Böblingen, Böblingen, Germany
关键词
D O I
10.1007/978-3-319-13906-7
中图分类号
学科分类号
摘要
引用
收藏
页码:1 / 347
相关论文
共 50 条
  • [41] Hardware Libraries: An Architecture for Economic Acceleration in Soft Multi-Core Environments
    Meisner, David
    Reda, Sherief
    2007 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, VOLS, 1 AND 2, 2007, : 179 - 186
  • [42] An Efficient Architectural Design of Hardware Interface for Heterogeneous Multi-core System
    Gu, Xiongli
    Yang, Jie
    Wu, Xiamin
    Huang, Chunming
    Liu, Peng
    NETWORK AND PARALLEL COMPUTING, 2011, 6985 : 313 - +
  • [43] Verifying Channel Communication Correctness for a Multi-Core Cooperatively Scheduled Runtime Using CSP
    Pedersen, Jan Baekgaard
    Chalmers, Kevin
    2019 IEEE/ACM 7TH INTERNATIONAL WORKSHOP ON FORMAL METHODS IN SOFTWARE ENGINEERING (FORMALISE 2019), 2019, : 65 - 74
  • [44] A 52mW 1200MIPS compact DSP for multi-core media SoC
    Ou, Shih-Hao
    Lin, Tay-Jyi
    Huang, Chao-Wei
    Kuo, Yu-Ting
    Chao, Chie-Min
    Liu, Chih-Wei
    Jen, Chein-Wei
    ASP-DAC 2006: 11TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, 2006, : 118 - +
  • [45] MULTI SLOTH: An Efficient Multi-Core RTOS using Hardware-Based Scheduling
    Mueller, Rainer
    Danner, Daniel
    Schroeder-Preikschat, Wolfgang
    Lohmann, Daniel
    2014 26TH EUROMICRO CONFERENCE ON REAL-TIME SYSTEMS (ECRTS 2014), 2014, : 189 - 198
  • [46] Research and Implementation on Multi-core Processor Task Scheduling Algorithm
    Zhao Fu
    Zhang Yongping
    INFORMATION TECHNOLOGY FOR MANUFACTURING SYSTEMS II, PTS 1-3, 2011, 58-60 : 1732 - 1737
  • [47] The Improvement and Implementation of Clustering Algorithm Based on Multi-core Computing
    Dong Liangyu
    Xu Dongping
    Liu Zhenzhen
    Wang Shasha
    PROCEEDINGS OF 2015 IEEE 14TH INTERNATIONAL CONFERENCE ON COGNITIVE INFORMATICS & COGNITIVE COMPUTING (ICCI*CC), 2015, : 405 - 411
  • [48] Multi-core implementation of the symmetric cryptography algorithms in the measurement system
    Bilski, Piotr
    Winiecki, Wieslaw
    MEASUREMENT, 2010, 43 (08) : 1049 - 1060
  • [49] Design and implementation of FPGA verification platform for multi-core processor
    Chen, C. (hmioycc@gmail.com), 1600, Science Press (51):
  • [50] A Multi-core Mapping implementation of 3780-point FFT
    Chen, Enle
    Chen, Yun
    Wang, Yizhi
    Chen, Chen
    Zeng, Xiaoyang
    2012 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2012, : 289 - 292