A pipelined multi-core mips machine: Hardware implementation and correctness proof

被引:0
|
作者
Kovalev, Mikhail [1 ]
Müller, Silvia M. [2 ]
Paul, Wolfgang J. [1 ]
机构
[1] Saarland University, Saarbrücken, Germany
[2] IBM-Labor Böblingen, Böblingen, Germany
关键词
D O I
10.1007/978-3-319-13906-7
中图分类号
学科分类号
摘要
引用
收藏
页码:1 / 347
相关论文
共 50 条
  • [31] Parallel Implementation of Genetic Algorithms on Multi-Core PCs
    Ince, Kenan
    Karci, Ali
    ICECCO'12: 9TH INTERNATIONAL CONFERENCE ON ELECTRONICS, COMPUTER AND COMPUTATION, 2012, : 275 - 278
  • [32] Efficient Implementation of XPath Processoron Multi-Core CPUs
    Krulis, Martin
    Yaghob, Jakub
    PROCEEDINGS OF THE DATESO 2010 WORKSHOP - DATESO DATABASES, TEXTS, SPECIFICATIONS, AND OBJECTS, 2010, 567 : 60 - 71
  • [33] The Implementation of MUSIC Algorithm on Heterogeneous Multi-core System
    Liang, Zhili
    Song, Yukun
    Liang, Qi
    Sun, Yue
    PROCEEDINGS OF 2014 IEEE INTERNATIONAL CONFERENCE ON ANTI-COUNTERFEITING, SECURITY AND IDENTIFICATION (ASID), 2014, : 50 - 54
  • [34] An efficient multi-core implementation of the Jaya optimisation algorithm
    Michailidis, Panagiotis D.
    INTERNATIONAL JOURNAL OF PARALLEL EMERGENT AND DISTRIBUTED SYSTEMS, 2019, 34 (03) : 288 - 320
  • [35] Scalable Multi-Core Implementation for Motif Finding Problem
    Abbas, Mostafa M.
    Malluhi, Qutaibah M.
    Balakrishnan, P.
    2014 IEEE 13TH INTERNATIONAL SYMPOSIUM ON PARALLEL AND DISTRIBUTED COMPUTING (ISPDC), 2014, : 178 - 183
  • [36] An Efficient MPI Implementation for Multi-Core Neuromorphic Platforms
    Barchi, Francesco
    Urgese, Gianvito
    Macii, Enrico
    Acquaviva, Andrea
    2017 FIRST NEW GENERATION OF CAS (NGCAS), 2017, : 273 - 276
  • [37] Machine Learning Inference Framework on Multi-Core Processor
    Zhang X.
    Zhi T.
    Jisuanji Yanjiu yu Fazhan/Computer Research and Development, 2019, 56 (09): : 1977 - 1987
  • [38] Hardware assistant scheduling for synergistic core tasks on embedded heterogeneous multi-core system
    College of Computer Science, Zhejiang University, Hangzhou 310027, China
    J. Inf. Comput. Sci., 2008, 6 (2453-2458): : 2453 - 2458
  • [39] Multi-core hardware realisation of the quasi maximum likelihood PPS estimator
    Brnovic, Nevena R.
    Ivanovic, Veselin N.
    Djurovic, Igor
    Simeunovic, Marko
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2020, 14 (05): : 187 - 192
  • [40] Verifying Channel Communication Correctness for a Multi-core Cooperatively Scheduled Runtime Using CSP
    Pedersen, Jan Bakgaard
    Chalmers, Kevin
    Proceedings - 2019 IEEE/ACM 7th International Workshop on Formal Methods in Software Engineering, FormaliSE 2019, 2019, : 65 - 74