A pipelined multi-core mips machine: Hardware implementation and correctness proof

被引：0
|
作者：
Kovalev, Mikhail [1 ]
Müller, Silvia M. [2 ]
Paul, Wolfgang J. [1 ]
机构：
[1] Saarland University, Saarbrücken, Germany
[2] IBM-Labor Böblingen, Böblingen, Germany
来源：
Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics) | 2014年 / 9000卷
关键词：
D O I：
10.1007/978-3-319-13906-7
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：1 / 347
相关论文
共 50 条
  • [1] The Design and Prototype Implementation of a Pipelined Heterogeneous Multi-core GPU
    Deng, Junyong
    Chang, Libo
    Huang, Guangxin
    Xiao, Lingzhi
    Li, Tao
    Jiang, Lin
    Han, Jungang
    Du, Huimin
    HIGH PERFORMANCE COMPUTING, 2013, 207 : 66 - 74
  • [2] Multi-Core Microcontroller Hardware In the Loop System for Electric Machine Control
    Krause, Nicholas
    Di Gioia, Antonio
    Brown, Ian P.
    2021 IEEE ENERGY CONVERSION CONGRESS AND EXPOSITION (ECCE), 2021, : 4711 - 4718
  • [3] A Computational Framework for Implementation of Neural Networks on Multi-Core Machine
    Wang, Wenduo
    Murphey, Yi
    Watta, Paul
    INNS CONFERENCE ON BIG DATA 2015 PROGRAM, 2015, 53 : 82 - 91
  • [4] VG-MIPS: A Dynamic Binary Instrumentation Framework for Multi-Core MIPS Processors
    Anwar, Zahid
    Sharf, Marya
    Khan, Essam
    Mustafa, Muhammad
    2013 16TH INTERNATIONAL MULTI TOPIC CONFERENCE (INMIC), 2013, : 166 - 171
  • [5] An investigation of the efficient implementation of cellular automata on multi-core CPU and GPU hardware
    Gibson, Michael J.
    Keedwell, Edward C.
    Savic, Dragan A.
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2015, 77 : 11 - 25
  • [6] PiPA: Pipelined Profiling and Analysis on Multi-core Systems
    Zhao, Qin
    Cutcutache, Ioana
    Wong, Weng-Fai
    CGO 2008: SIXTH INTERNATIONAL SYMPOSIUM ON CODE GENERATION AND OPTIMIZATION, PROCEEDINGS, 2008, : 185 - 194
  • [7] Hardware Synchronization for Embedded Multi-Core Processors
    Stoif, Christian
    Schoeberl, Martin
    Liccardi, Benito
    Haase, Jan
    2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2011, : 2557 - 2560
  • [8] CASPAR: Hardware Patching for Multi-core Processors
    Wagner, Ilya
    Bertacco, Valeria
    DATE: 2009 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2009, : 658 - 663
  • [9] An Efficient Hardware Implementation of DVFS in Multi-Core System with Wireless Network-on-Chip
    Mondal, Hemanta Kumar
    Harsha, Gade Narayana Sri
    Deb, Sujay
    2014 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2014, : 185 - 190
  • [10] Hardware Implementation of a Resource-Efficient Router for Multi-Core Spiking Neural Networks
    Sadeghi, Maryam
    Rezaeiyan, Yasser
    Khatiboun, Dario Fernandez
    Moradi, Farshad
    2023 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS, 2023,
12345